

Logic synthesis from concurrent specifications

Χρήστος Π. Σωτηρίου
 Ινστιτούτο Πληροφορικής – ΙΤΕ
 Τμήμα Επιστήμης Υπολογιστών-
 Πανεπιστήμιο Κρήτης

In collaboration with J. Cortadella, M. Kishinevsky,
 A. Kondratyev, L. Lavagno and A. Yakovlev

1

Outline

- Background
- Overview of the synthesis flow
- Specification
- State graph and next-state functions
- State encoding
- Implementability conditions
 - Complex CMOS gates
 - C-element architecture
- Review of some advanced topics

2


Books and synthesis tool

- J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, **Logic synthesis for asynchronous controllers and interfaces**, Springer-Verlag, 2002
- Jens Sparso and S. Furber, **Principles of Asynchronous Circuit Design: A Systems Perspective**, Kluwer Academic, 2002
- **Petrify tool:**
<http://www.lsi.upc.es/petrify>

3

Background

- Petri-Net
 - graph-based mathematical model
 - **place** and **transition** nodes
 - directed arcs connecting places to transitions and transitions to places
 - places hold tokens
 - transitions "fire" tokens and move them from place to place
 - transitions may be enabled or not (e1, e2, e3)
- Petri-Net Properties
 - **Liveness**: every transition will fire infinitely
 - **Boundedness**: tokens per place



4

Background

- Petri-net model can be reduced to:
 - **State Machine**
 - exactly 1 incoming and 1 outgoing arc per transition
 - NO CONCURRENCY (never 2 tokens active)
 - CONFLICT!
 - **Marked Graph**
 - exactly 1 incoming and 1 outgoing arc per place
 - NO CONFLICT (never 2 choices possible)
 - CONCURRENCY!

Marked-Graph constrained Petri-net


State Machine constrained Petri-net



5

Background

Petri-net Taxonomy



Marked Graph




Shorthand



- Signal Transition Graph (STG)
 - Free-choice Marked Graph
 - Places hidden for Visibility, only transitions shown
 - Transitions correspond to signal changes, $x+$ or $x-$



6

Design flow



7



Specification



Signal Transition Graph (STG)



8

Token flow



9

State graph




10

Next-state functions

$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$




11

Gate netlist







$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$



12




Speed independence

- Delay model
 - Unbounded gate / environment delays
 - Certain wire delays shorter than certain paths in the circuit
- Conditions for implementability:
 - Consistency
 - Complete State Coding
 - Persistency


19

Design flow




20

STG for the READ cycle




21

Binary encoding of signals




22

Binary encoding of signals




23

Excitation / Quiescent Regions



24









Karnaugh map for LDS

DTACK DSr	00	01	11	10
00	0	0	-	1
01	-	-	-	-
11	-	-	-	-
10	0	0	-	0

DTACK DSr	00	01	11	10
00	-	-	-	1
01	-	-	-	-
11	-	1	1	1
10	0	0	-	0/1?

26





Complex-gate implementation

$$LDS = D + csc$$

$$DTACK = D$$


$$D = LDTACK \cdot csc$$




$$csc = DSr \cdot (csc + \overline{LDTACK})$$

33

- ### Implementability conditions
- Consistency
 - Rising and falling transitions of each signal alternate in any trace
 - Complete state coding (CSC)
 - Next-state functions correctly defined
 - Persistency
 - No event can be disabled by another event (unless they are both inputs)
- 34

- ### Implementability conditions
- Consistency + CSC + persistency
- ↓
- There exists a speed-independent circuit that implements the behavior of the STG
- (under the assumption that any Boolean function can be implemented with one complex gate)
- 35






Implementation with C elements

Sequence: $\dots \rightarrow S+ \rightarrow z+ \rightarrow S- \rightarrow R+ \rightarrow z- \rightarrow R- \rightarrow \dots$

- S (set) and R (reset) must be mutually exclusive
- S must cover $ER(z+)$ and must not intersect $ER(z-) \cup QR(z-)$
- R must cover $ER(z-)$ and must not intersect $ER(z+) \cup QR(z+)$







40








but ...

Complex gate implementation:

c (S), \overline{ac} (R) inputs to C element, output d .





Boolean domain

		LDS = 0				LDS = 1			
D LDTACK	DTACK DSr	00	01	11	10	00	01	11	10
		00	0	0	-	1	-	-	-
01	-	-	-	-	-	-	-	-	-
11	-	-	-	-	-	-	1	1	1
10	0	0	-	0	0	0	0	-	0/1?

60


Boolean domain

		LDS = 0				LDS = 1			
D	LDTACK	DTACK		DSr		DTACK		DSr	
		00	01	11	10	00	01	11	10
00	00	0	0	-	1	-	-	-	1
01	00	-	-	-	-	-	-	-	-
11	00	-	-	-	-	-	-	-	-
10	00	0	0	-	-	0	0	-	1


One more DC vector for *all* signals

One state conflict is removed

Netlist with one constraint



Netlist with one constraint



Conclusions

- STGs have a high expressiveness power at a low level of granularity (similar to FSMs for synchronous systems)
- Very effective approach for asynchronous **control circuit design**
- Not really suitable for **datapath design**, e.g. an adder
- Circuits with choice require attention for determinism (no confusion!)
- Synthesis from STGs can be fully automated
- Synthesis tools often suffer from the **state explosion problem** (symbolic techniques are used)