


# HY-590.20

## Χρονισμός Ψηφιακών Συστημάτων Χρήστος Σωτηρίου

1

### What's the problem? An example SoC – 12 clock domains



2


### Clock Relationship Classes, Synchronization Types

Class	$\Delta f$	$\Delta \phi$	Synchronizer
Synchronous	0	0	None
Mesochronous	0	$\phi_c$	Phase compensation
Multi-synchronous	0	drifts	Adaptive phase compensation
Plesiochronous	$f_i < \epsilon$	Varies	Adaptive phase compensation
Periodic	$f_i > \epsilon$		Predictive
Asynchronous			Two-FFs, 2P-FIFO

HY590-20

3

### Another, related challenge: Mesochronous SoC



HY590-20

4

### Why Asynchronous Circuits?

- We are used to sync design
  - Logic and timing aspects are simpler
- Common arguments:
  - Low power (works)
  - High speed (very hard)
  - Low emission (works)
  - Low sensitivity to PVT variations (works)
    - Process, Voltage, Temperature
  - High modularity (SoC)
  - No clock distribution and timing problems (works)
  - Secure chips (kind of)

HY590-20

5

### Why Not to Go Async

- Overhead (area, speed, power)
- Hard to design
  - Non-decomposable to small combinational logic blocks
  - Converting sync to async typically fails
- Few CAD tools

HY590-20

6


## Why do we care about Async?

- We have to.
- Sync is only a nice model for small worlds.
- Async realities:
  - On-chip clock domain interfaces
  - Off-chip communication timing
  - Sync techniques get ridiculously complex due to ignorance of Async methods
  - Modular SoC

HY590-20

7


## Clocking replaced by Handshaking



HY590-20

8

## Clocking replaced by Handshaking



EXAMPLE:



TOKEN FLOW LINK / CHANNEL CL TRANSPARENT TO HANDSHAKING

HY590-20

9

## Data Token Flow (PTnets/FSMs)


- Transfer of one token  $\equiv$  one handshake cycle
- Register  $k$  is FULL when it has data
- When register  $k+1$  gets the data from  $k$ ,
  - Register  $k+1$  becomes FULL
  - Register  $k$  now has BUBBLE ( $\equiv$  data that has already been copied)
- FULL register cannot receive data. Only BUBBLE register may receive data.

HY590-20

10

## Token Preservation

- Tokens do not disappear
- Tokens do not appear (from nowhere)
- One token does not overtake another
- A block (register or CL) with  $n$  inputs and  $m$  outputs:
  - (when it has a BUBBLE) waits for  $n$  tokens on inputs
  - Generates  $m$  tokens on outputs



HY590-20

11

## Comments on the Tokens Game


- Abstract all communications (handshake) and computations
  - Hide implementation details
- CL is transparent
  - Special type of CL required: "Function Blocks"
- Local "clocks" spread over time
  - Lower power
  - Lower emissions
  - No need to synchronize events
- Before playing more token games, let's consider some implementation details

HY590-20

12


## Handshake Protocols

- Bundled data (aka “single rail”)



## Handshake Protocols

- Bundled data (aka “single rail”)



## Bundling Assumption

- Each data line is a single wire
  - “Bundled data” aka “single rail”
- On sending end,  $\text{time}(\text{REQ}) > \text{time}(\text{DATA})$
- This order is preserved on receiving end:  
 $\text{Valid}(\text{DATA}) @ \text{REQ}$  [= data valid precedes REQ=1 ]
- Non-trivial: inter-line skew must be taken care of and hidden
  - Placement and routing
  - Safety margins at sending end
  - Buffer insertion

HY590-20 15


## 4-phase vs 2-phase

- “return to zero” (RZ) is overhead (time and power)
- “level signaling”
- “non-return to zero” (NRZ) seems to have lower overhead
- “transition signaling”
- But implementation is more complex

HY590-20 16

## 4-phase dual rail protocol

- Each data bit encoded into 2 wires



## 4-phase dual rail protocol

- Delay Insensitive (DI)*
  - Each bit can propagate at own speed
- 4 phase at higher level (than signals):
  1. Sender sends valid word (V)
  2. Receiver sets ACK↑
  3. Sender sends empty word (E) (removes the data)
  4. Receiver sets ACK↓
- Each change is acknowledged / indicated
- Problems: Glitches, hazards

HY590-20 18


## Classification of Protocols

- Handshake: 2-phase or 4-phase
- Direction: Push or pull
- Encoding: Bundled data (single rail), or dual rail, or 1-of-n, or m-of-n, ...

HY590-20


19

## Completion Detection



The idea is known → - Added value } Novelty  
HY590-20 Acceptable cost } 20

## Hazards in Combinational Logic



- single input change at X.
- non-monotonic transitions.
- static-1 hazard at T.
- 1-0 hazard at Z.

HY590-20

21

## Two-phase Combinational Logic



HY590-20

22

## Two-phase Combinational Logic



HY590-20

23

## Two-phase Combinational Logic



Transitions at the outputs are **monotonic**:  
 from the spacer to the code and back

HY590-20

24

## Acknowledgement/Indication


- A gate/circuit acknowledges its input if, for every input change, there is an output change.
- Example: Wire
- Non-indicating example: AND gate
  - Acknowledges all ones:  $\{01,10\} \rightarrow 11$
  - Does not acknowledge  $00 \rightarrow \{01,10\}$

HY590-20


25

## Muller C-Element

A	b	z
0	0	0
0	1	no change
1	0	no change
1	1	1




- Alternative specs:
  - If  $a=b$  then  $z:=a$
  - $a=b \rightarrow y:=a$
  - $y:=ab+y(a+b)$



HY590-20

26

## Muller Pipeline



- “The” delay-insensitive handshake machine
- $C[i]$  accepts 1/0 from  $C[i-1]$  only if  $C[i+1]=0/1$
- Think of 1010101.. as waves:  $1_0 \ 1_0 \ 1_0 \ 1_0 \dots$
- The C-elements propagate waves precisely
- Timing depends on local delays, may vary along the pipe
- If RIGHT is quiet, pipe will fill and stall
- Same for 4-phase, 2-phase
- Symmetric – same right-to-left (like electrons and holes)

HY590-20

27


## Pipeline Styles

- All based on Muller Pipeline
- 4-phase bundled data:
  - similar to sync pipes
  - based on timing assumptions
- 2-phase bundled data:
  - aka *micropipeline*
- 4-phase dual rail:
  - “the original” Muller pipe

HY590-20

28

## 4-phase bundled data circuits



HY590-20

29


## 4-phase bundled data circuits

- Looks like a sync pipe, with local clocks
- When full, the C-elements are 1010101...,  $\rightarrow$  only half the latches store data
- Similar to master-slave flip-flops
- Speed limited by handshake (2-way comm)
- We will study better implementations

HY590-20

30

### 2-phase bundled data (micropipelines)




- Transition signaling
- Special “capture-pass” latches alternate between capture and pass

HY590-20

31

### Capture-Pass transition-controlled latch




- Transitions on C and P alternate
- Micropipelines “Elegant”, no RZ overhead
- But implementation (latches and other control circuits) is complex

HY590-20

32

### 4-phase dual rail circuits




- Muller pipeline (again) with *Completion Detection*
- No REQ – embedded in the data

HY590-20

33


### 4-phase dual rail – many bits



HY590-20

34


### 4-phase dual rail – function blocks



HY590-20

35

### Dual-Rail Implementations




HY590-20

36

## Higher-order Sequential Models

- Petri-Net
  - graph-based mathematical model
  - **place** and **transition** nodes
  - directed arcs connecting places to transitions and transitions to places
  - places hold tokens
  - transitions "fire" tokens and move them from place to place
  - transitions may be enabled or not (e1, e2, e3)
- Petri-Net Properties
  - **Liveness**: every transition will fire infinitely
  - **Boundedness**: tokens per place



37

## Higher-order Sequential Models

- Petri-net model can be reduced to:
  - **State Machine**
    - exactly 1 incoming and 1 outgoing arc per transition
    - NO CONCURRENCY (never 2 tokens active)
    - CONFLICT!
  - **Marked Graph**
    - exactly 1 incoming and 1 outgoing arc per place
    - NO CONFLICT (never 2 choices possible)
    - CONCURRENCY!

Marked-Graph constrained Petri-net

State Machine constrained Petri-net




HY590-20



38

## Higher-order Sequential Models

### • Petri-net Taxonomy



Marked Graph



Shorthand



- Signal Transition Graph (STG)
  - Free-choice Marked Graph
  - Places hidden for Visibility, only transitions shown
  - Transitions correspond to signal changes,  $x+$  or  $x-$

HY590-20

39