# 2. Link and Memory Architectures and Technologies

2.1 Links, Thruput/Buffering, Multi-Access Ovrhds
<u>2.2 Memories: On-chip / Off-chip SRAM, DRAM</u>
2.A Appendix: Elastic Buffers for Cross-Clock Commun.

Manolis Katevenis and Giorgos Passas

CS-534 – Univ. of Crete and FORTH, Greece

www.csd.uoc.gr/~hy534 and www.ics.forth.gr/~kateveni/534

2.2 Memories: On-chip / Off-chip SRAM, DRAM

#### Table of Contents:

#### • 2.2.1 On-Chip SRAM blocks

- Area, Power Consumption, Cycle Time; 1 or 2 ports
- Power cons. per unit throughput: SRAM, pin transceivers

#### • 2.2.2 Off-Chip SRAM technologies

- Address-Read-Data Pipelining
- Separate Unidirectional versus Unified Bidirectional Data Lines

#### • 2.2.3 DRAM Chips and their Pin Interface

- Row Access versus Column Access
- Interleaved accesses to the internal DRAM banks

# 2.2.1 On-Chip SRAM

#### Read Cycle Includes:

- Precharge bit lines
- Decode row address
- Activate word line
   faster when narrow
- Discharge bit lines
  - faster when short
- Sense amplifiers
  - don't wait for full discharge before telling the result
- Column multiplexors
  - use column address



## Sense Amplifiers: Role, Consequences

- Sense amplifiers significantly speed up read access time

   sense 0-contents soon after bit-line discharge has started
- Sense amplifiers (SA) are large in size
  - can fit only one SA per 8 columns (sometimes per 4 columns?)
  - analog multiplexors before SA select columns to be read
  - digital multiplexors after SA needed for narrow port widths they result in large blocks being slower when port is too narrow
- Sense amplifiers consume significant energy when activated
  - only activate the block when read data are actually needed
  - power consumption is proportional to access frequency
  - power consumption is proportional to number of sense amp's (increases with port width, or with bit capacity of SRAM)

## Example on-chip SRAM blocks (90 nm CMOS): Area



## Area per Megabit: Comments

- Slightly old (~2008); values are  $(\mu m)^2/bit = (mm)^2/Mbit$
- Large blocks are more area-efficient than small ones
  - peripheral overhead (address decoders, column multiplexors, sense amplifiers, power ring) amortized over a larger core
- Port width costs a lot for small blocks
  - more sense amplifiers needed, possibly non-square aspect ratio
  - large blocks need many SA's, for either narrow or wide ports
- Two-port area is about 20 60 % more than one-port area
  - core (bit cell) size is the primary reason, hence extra area cost is 20% for smallest blocks and grows to 60% for the largest
- 2-port blocks: *both* ports are rd/wr –*not* one wr- & one rd-port
- Quoted blocks have per-Byte write-enable signals
- Power ring is included in the quoted area figures

## Ex. on-chip SRAM (90 nm): Power Consumption



# Power Consumption (µW/MHz): Comments

- Slightly old generation (~2008): 90 nm
- Typical-case consumption quoted; V<sub>DD</sub> = 1.0 Volt, (25°C ?)
   all cycles active, all address and data bits switching
- Consumption is proportional to access frequency:  $\mu W / MHz$
- Consumption is dominated by port-width, esp. for small blocks – actually by the num. of SA's –narrow blocks have more than needed
- Consumption increases with block size due to increasing word-line and bit-line capacitance
  - also increases when size is such that it requires more SA's
- 2-port block consumption is *per-port*
- 2-port *total* consumption  $\approx$  2x to 3x consumption of 1-port
  - *per-port* consumption is about same for small blocks, but grows to 20 – 50 % more in large 2-port blocks

## Example on-chip SRAM (90nm): Cycle Time



## Cycle Time (1/AccessRate): Comments

- Slightly old generation (~2008): 90 nm
- Worst-case cycle-time quoted; V<sub>DD</sub> = 0.9 Volts, 125°C
   Blocks compiled for performance
- Small is Fast: small blocks are faster than large blocks
  - bit-line (and word-line) capacitance increases with length
  - beyond a point, better use multiple small blocks than single large
- For large blocks, narrow ports increase the read latency

   due to extra multiplexors after the sense amplifiers
- Small 2-port blocks are a bit faster than 1-port (I don't know why)
- Large 2-port's are ≈ 30% slower than 1-port (longer wires)

On-Chip SRAM Buffer Example 1 of 2: 40-Byte wide

- <u>Width</u> = 1 min-size IP packet = 40 Bytes = 320 bits = = 5 blocks × 64 bits/block
- <u>One-Port</u>, 2048 packets × 40 B/pck = 80 KB = <u>640 Kb</u>
- 90 nm CMOS, 1 Volt
- <u>Area</u> = 5 banks × 128 Kb/bank × 2.24 mm<sup>2</sup>/Mb = = 0.64 Mb × 2.24 mm<sup>2</sup>/Mb ≈ <u>1.4 mm<sup>2</sup></u>
- <u>Throughput</u> = 320 bits × 400 Maccesses/s ≈ <u>130 Gb/s</u>
- <u>Power Consumption</u> =

= 5 banks × 45 µW/MHz × 400 MHz = <u>90 mW</u>

## On-Chip SRAM Buffer Example 2 of 2: 256-Byte wide

- <u>Width</u> ≈ 1 average-size IP packet = 256 Bytes = 2048 bits = = 64 blocks × 32 bits/block
- <u>Two-Port</u>, 2048 packets × 256 B = 512 KB = <u>4 Mb</u>
- 90 nm CMOS, 1 Volt
- <u>Area</u> = 64 banks × 64 Kb/bank × 4 mm<sup>2</sup>/Mb =  $-4 Mb \times 4 mm^{2}/Mb \approx 46 mm^{2}$

= 4 Mb × 4 mm²/Mb ≈ <u>16 mm²</u>

- <u>Throughput</u> = 2 ports × 2048 b/port × 300 MHz ≈ <u>1.2 Tb/s</u> (e.g. 600 Gb/s writes + 600 Gb/s reads, or other ratio)
- <u>Power Consumption</u> =
  - = 64 banks × 2 ports × 35 µW/MHz × 300 MHz ≈ <u>1.4 W</u>
- **Conclusion:** "no problem" on-chip, except for short packets

Power Cons./Throughput (1 of 2): on-chip SRAM

- Consider some "usual, medium-size" SRAM blocks (130 nm):
  - 1-port, ×32:  $\approx$  30 µW/MHz = 30 µW / 32 Mbps  $\approx$  1.0 mW/Gbps
  - − 1-port, ×64: ≈ 40 μW/MHz = 40 μW / 64 Mbps ≈ 0.6 mW/Gbps
  - 1-port, ×128: ≈ 70 μW/MHz = 70 μW /128 Mbps ≈ 0.6 mW/Gbps
  - 2-port, ×32: ≈ 30 μW/MHz = 30 μW / 32 Mbps ≈ 1.0 mW/Gbps
  - -2-port, ×64:  $\approx$  40 µW/MHz = 40 µW / 64 Mbps  $\approx$  0.6 mW/Gbps

# Conclusion: <u>0.5 to 1.0 mW/Gbps</u> power consumption for on-chip buffer memories

# Power Cons./Throughput (2 of 2): Chip I/O

- High-speed serial off-chip transceiver ≈ <u>10 to 25 mW/Gbps</u>
  - e.g. differential pair, 3.125 Gbaud (8b/10b encoding) = 2.5 Gb/s
  - 130 nm CMOS, both transmitter and receiver power considered
  - assume no pre-emphasis at the transmitter for line equalization purposes – such pre-emphasis would consume considerably
  - copper cable consumption is very small, compared to others
- ⇒ Conclusion: <u>chip-to-chip</u> communication costs <u>an order of</u> <u>magnitude more</u> than on-chip buffering, in term of power cons.
- Total chip power consumption (limited to ≈ 10 to 30 Watts) limits total chip throughput to <u>about 1 Tbps/chip</u> or less

# 2.2.2 Off-Chip SRAM Technologies

- Large on-chip throughput, owing to parallelism of accesses
- Gradual improvements in pin-interface protocols (late 90's):
- 1. Clock-synchronous, pipelined address/data communication
- 2. Double-Data Rate (DDR) data-pin timing (see §2.1)
- 3. Source-synchronous clocking
  - clock signal propagating in the same direction as data (or address) signals – normally implies two separate clocks
- 4. Separate, unidirectional Write-Data and Read-Data buses
  - avoids bus turn-around overhead, but
  - requires 50% writes 50% reads for full utilization
- 5. Write-data timing similar to read-data timing
  - first send the address, later send the data, so that addressbus to data-bus time-offset stays fixed for reads & writes

# **Clock-Synchronous RAM: Pipelined Communication**





"Flow Through": old timing

 no overlapping between SRAM operation and communication





"Synchronous" Registered Interface

 pipelined SRAM operation and chip-to-chip communication

## Source-Synchronous Data Clocking

OSC send clock └→ ck1 ► ck2 V Chip 2 send data (addr) (RAM Chip 1 or return data other) ck1 CK3 domain domain return clock synchronization -- clock domain crossing

...further increasing the throughput of chip-to-chip communication:

- When the clock frequency rises, the chip-to-chip (speed-of-light) delay becomes non negligible w.r.t pulse width
- ck3 is a delayed version of ck1, i.e. has (exactly) the same frequency, but its delay (phase shift) may vary (slowly) with time

## SRAM Data I/O Paths



Datapath underutilization when imbalanced ( $\neq$  50 – 50 %) read-write transactions Bus turn-around overhead: Databus underutilization when frequenctly switching between read and write transactions

## "QDR" (Quad Data Rate) SRAM

Modern SRAM chip technology w. separate D(in) & Q(out) paths



## Example QDR SRAM (2007): CY7C1545V18

- 72 Mbits = 4 M × 18 bits (width = 2 Bytes + parity/ECC)
- $\leq$  375 MHz clock  $\Rightarrow$  cycle = 2.67 ns; bit-time = 1.33ns (DDR)
- Burst-of-4 words ↔ simple (non-DDR) address timing
- Peak Write Throughput:
   375 MHz × 2 (DDR) × 16 bits = 12 Gb/s/chip = 1.5 GB/s
- Peak Read Throughput = (similarly) 12 Gb/s
- Peak Total throughput for balanced (50%-50%) read-write:
   12 + 12 = <u>24 Gb/s</u> = 3 GB/s
- Power consumption ≈ 2.4 W (typical) @ 375 MHz, 1.8 Volt
   ⇒ Power per throughput ≈ 2.4 W / 24 Gbps ≈ 100 mW/Gbps

## Shared "DQ" Data Bus Timing



Underutilization on every read-to-write transition

D1 has not yet been written at M[A1] when reading from M[A2] starts...  $\rightarrow$  need to bypass mem. when A2==A1

## Example Shared-Bus SRAM (2007): CY7C1550V18

- 72 Mbits = 2 M × 36 bits (width = 4 Bytes + parity/ECC)
- $\leq$  375 MHz clock  $\Rightarrow$  cycle = 2.67 ns; bit-time = 1.33ns (DDR)
- Peak Throughput = 375 MHz × 2 (DDR) × 32 bits = 24 Gb/s
- "NoBL" (No Bus Latency) = "ZBT" (Zero Bus Turn-Around, ala Micron)
- Although NoBL/ZBT, one clock cycle is lost every time the bus direction changes from read to write (bus turn-around)

 $\Rightarrow$  throughput with alternating read/writes  $\approx$ 

 $\approx 2/3 \times \text{peak throughput} \approx 16 \text{ Gb/s}$ 

• Power consumption ≈ 2.4 W (typical) @ 375 MHz, 1.8 Volts

⇒ Power per throughput ≈ 2.4 W / 24 Gbps ≈ <u>100 mW/Gbps</u>

# 2.2.3 Dynamic RAM Chips and their Pin Interface

- Highest density and longest internal latency RAM chips
- Huge internal parallelism, when addresses are *favorable*:
  - multiple banks memory interleaving
  - per-bank: entire row (hundreds of bits) accessed in parallel
- Pin Interface: advanced techniques to increase throughput
  - pins synchronized to a high-speed clock (Synchronous DRAM)
  - 100's of bits piped thru 10's of data pins during several clocks
  - internal RAM access is independent of clock multiple cycles
- Three-step internal accesses each bank independently
  - row access: activate a row in a bank, copy into sense amp's
  - column access: read/write multiple bits in selected row
  - precharge: get this bank ready for activating another row
- Address pins time-shared: row column addr; multiple banks 23 2.2 - U.Crete - M. Katevenis - CS-534

# Example DDR3 SDRAM (2007): MT41J64M16

- 1 Gbit = 64 M × 16 bits = 8 banks × 8 Mw/bank × 16 b/w
- $\leq$  800 MHz clock
- Bidirectional data pins, DDR timing  $\Rightarrow$  up to 1.6 Gbps/pin
- Internal latencies specified as absolute times:
  - row-addr. to column-addr.  $\geq$  14 ns
  - column-addr. to read-data  $\geq$  14 ns
  - bank-cycle time  $\geq$  48 ns; precharge time  $\geq$  14 ns
- Translated to # of clock cycles by user @ boot time
   e.g. at 800 MHz: row-acc ≥ 11~, col-acc ≥ 11~, bnk-cycle ≥ 38~
- (Remaining slides are for a much older chip (~2001)...)

# **DRAM Basics:**

## Row Address, Column Address, Precharge



Fast DRAM Example (2001) Micron MT46 V2 M32 DDR SDRAM	• <u>200 M</u> • 64 Mbits	$\frac{Hz}{=2M \times 3}$	lock frequency 32 bits =
(Synchronous DRAM)		= 512k ×3	26 × 4 Banks
<ul> <li>32-bit (shared DQ) databus DD</li> <li>⇒ 2 words x 32 bits each per clock</li> <li>peak databus throughput</li> </ul>	R timing-s cycle	• 201 Watt at using <u>one</u> be (No number gi	peak access rate, ank only, 2.5 Volt ventor multibank op.)
<ul> <li>Row Address - to - Column Address :</li> <li>Column Address - to - Read Dorta (CA</li> <li>Write Recovery Time (write data -</li> <li>Precharge Time :</li> <li>Cycle Time (same bank):</li> <li>Bank-to - Bank Activation (oth</li> <li>Read - to - Write bus turn-arou</li> <li>Write-to - Read same bank !</li> <li>Write-to - Read other bank</li> </ul>	s latency): to-precharge):- er bank Row-t and lost cy c lost cycles (1 lost cycles:	$t_{RCD} \ge 20 \text{ ns}$ $CL \ge 15 \text{ ns}$ $t_{WR} \ge$	(@900HHz: 4~) (@900HHz: 3~) (@900HHz: 3~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 3~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 2~) (@900HHz: 2~) (@900HHz: 2~) (@900HHz: 2~) (@900HHz: 4~) (@900HHz: 4~) (@900HHz: 4~)







#### **Multi-Bank Operation: Memory Interleaving**



• burst length set to 8; each successive READ command interrupts the preceding burst, resulting in net bursts of 6.