Packet Switch Architecture

- 3. Output Queueing Architectures
- 4. input Queueing Architectures
- 5. Switching Fabrics
- 6. Flow and Congestion Control in Sw. Fabrics

Manolis Katevenis

FORTH and Univ. of Crete, Greece

http://archvlsi.ics.forth.gr/~kateveni/534

5. Switching Fabrics

Table of Contents:

- 5.1 Inverse Multiplexing (Adaptive / Multipath Routing)
 - byte-sliced switches, recursive definition of the Benes network
 - load distribution & balancing, packet ordering & resequencing
- 5.2 Scalable Non-Blocking Switching Fabrics
 - banyan, Benes, Clos − O(N·logN) cost & lower bound
 - fat trees controlled blocking, locality of traffic
- 5.3 What about Scalable Scheduling?
 - self-routing fabrics, sorting networks: bad solution
 - fabrics with small internal buffers and flow control: good solution

5. U.Crete - M. Katevenis - CS-534

5.1 Parallelism for High-Thruput: Inverse Multiplexing

Bit	Byte-Slice	Packet	Flow
bit 1 of 8	By. 1-8	packet 1	flow 1
bit 2 of 8	By. 9-16	packet 2	flow 2
bit 3 of 8	By. 17-24	packet 3	flow 3
bit 4 of 8	By. 25-32	packet 4	flow 4
bit 5 of 8	By. 33-40	packet 5	flow 5
bit 6 of 8	By. 41-48	packet 6	flow 6
bit 7 of 8	By. 49-56	packet 7	flow 7
bit 8 of 8	By. 57-64	packet 8	flow 8
	of 64B cell	Inverse Multiplexing	


same handling for all wires different handling (same time, same destination) (diff. times & destinations)

- Parallel wires or network routes for scaling (virtual) "link" throughput up
- Easy: central control, synchronized; Difficult: distributed control, asynch.

5.1 - U.Crete - M. Katevenis - CS-534


3


5.1 Byte-Slicing: Tiny Tera & other commercial chips




Mckeown e.a.: "Tiny Tera: a Packet Switch Core", IEEE Micro, Jan.-Feb.'97

5.1 - U.Crete - M. Katevenis - CS-534








Per-Flow Inverse Mux'ing for Non-Blocking Operation

- Prove that overall N×N network is non-blocking, i.e. any feasible external traffic ⇒ feasible rates on all internal links
- All traffic entering switch A is feasible, hence of aggregate rate ≤ 1+1 = 2; it is split into two halves ⇒ each of rate ≤ 1 ⇒ traffic entering each (N/2)×(N/2) subnetwork is feasible
- It does <u>not suffice</u> to balance (equalize) the <u>aggregate</u> load out of switch A – must equally distribute <u>individual</u> (end-toend) flows – <u>per-flow</u> inverse multiplexing
 - \Rightarrow each of $\lambda_{2,i}$; $\lambda_{3,j}$; $\lambda_{6,j}$ is individually split in two equal halves
 - \Rightarrow the sum of $\lambda_{3,j}\text{+}\lambda_{6,j}$ is also split in two equal halves
- All traffic exiting switch D is feasible, hence of aggregate rate ≤ 1+1 = 2; it enters D in two equal halves ⇒ each of rate ≤ 1 ⇒ traffic exiting each (N/2)×(N/2) subnetwork is also feasible

5.2 - U.Crete - M. Katevenis - CS-534



Methods to implement (per-flow) Inverse Multiplexing

- Per-Flow Round-Robin, at packet granularity
 - for each flow, circularly and per-packet alternate among routes
 - requires maintaining per-flow state
 - danger of synchronized RR pointers: pck bursts to same route
 - alternative: arbitrary route selection, provided the (per-flow) imbalance counter has not exceeded upper bound value

5.2 - U.Crete - M. Katevenis - CS-534

9

Methods to implement (per-flow) inverse multiplexing (continued)

- Adaptive Routing, at packet granularity usu. Indisciminate
 - chose the route with least-occupied buffer (max. credits)
 - + does not maintain or use per-flow state
 - per-flow load balancing only "after-the-fact", when buffers fill up
- Randomized Route Selection, at packet granularity
 - + does not require maintaining per-flow state
 - load balancing is approximate, and long-term
- Packet Resequencing (when needed): major cost of inv.mux'ng
 - Chiussi, Khotimsky, Krishnan: IEEE GLOBECOM'98
- Hashed Route Selection <u>at entire Flow Granularity</u>
 - route selection based on hash function of flow ID
 - + all packets of given flow through same route ⇒ *in-order delivery*
 - poor load balancing when small number of flows

5.2 - U.Crete - M. Katevenis - CS-534

5.2.2 The Banyan (Butterfly) Network


- Single route from given input to given output
- Each input is the root of a tree leading to all outputs
- · Trees share nodes
- (Similarly, outputs are roots of trees feeding each from all inputs)
- for N×N network made of 2×2 sw.:
- log₂N stages, of
- N/2 sw. per stage

5.2 - U.Crete - M. Katevenis - CS-534

11


The banyan network is internally blocking


- Consider circuits: each $\lambda_{i,j}$ is either 1 or 0: single connection per port "telephony" style
- There are N! such circuit connection patterns for a N×N network – each is a permutation of the numbers (1, 2, ..., N)





- Any network containing (N/2)·log₂N or less 2×2 switches (like the banyan does) has to be internally blocking, because it can only be placed into less than N! states, hence cannot route all N! existing sets of con. req's
- Each 2×2 switch can be placed in 2 different states; a network containing $(N/2) \cdot \log_2 N$ such switches can be placed into $2^{(N/2) \cdot \log N} = N^{(N/2)}$ different states; $N^{(N/2)} = N \cdot (N/2)^{(N/2)-1} \cdot 2^{(N/2)-1} < N \cdot [(N-1) \cdot ... \cdot (N/2+1)] \cdot [(N/2) \cdot ... \cdot 2] = N! \Rightarrow$ not enough states


5.2 - U.Crete - M. Katevenis - CS-534

























Which is the lowest-cost non-blocking fabric?


- N×N Benes network, made of 2×2 switches:
 - $-2 \cdot (\log_2 N) 1$ stages (2 banyans back-to-back, 1 shared stage)
 - -N/2 switches per stage ⇒ total switches = $N \cdot (\log_2 N) N/2$
 - number of states that the Benes network can be in = $2^{\text{#switches}} = 2^{N \cdot (\log N) N/2} = (2^{\log N})^N / 2^{N/2} = N^N / 2^{N/2} = [N \cdot ... \cdot N] \cdot [(N/2) \cdot ... \cdot (N/2)] > N \cdot (N-1) \cdot ... \cdot 2 \cdot 1 = N! \Rightarrow$ Benes has more states than the minimum required for a net to be non-blocking
 - Benes was seen to be non-blocking: (i) circuits and the "threading" algorithm, (ii) packets and inverse multiplexing
 - <u>"rearrangeably"</u> non-blocking: in a partially connected network, making a new connection may require re-routing existing ones
- Impossible for any network with about half the switches of the Benes (e.g. banyan) to be non-blocking (# of states)
- ⇒Benes is probably the lowest-cost *practical* non-blocking fabric

5.2 - U.Crete - M. Katevenis - CS-534





5.2.4 Fat Trees: customizable local versus global traffic



- · Customizable percent fat configurable amounts of internal blocking
- · Bidirectional links, like most practical interconnects
- Skinny trees support local traffic Full-fat tree is like folded Benes

5.2 - U.Crete - M. Katevenis - CS-534

25

Switch Radix, Hop Count, Network Diameter

- Most of our examples used unidirectional links – fig. (a)
 - "indirect" nets have ports at edges.
- Most practical interconnects use bidirectional links – fig. (b)
 - "direct" nets provide external ports on all switches.
- If some destinations are reachable at reduced hop count (P2 in (b)), that is at the expense of the total number of destinations reachable at a given hop count – or larger network diameter.
- Energy consumption to cross the net critically depends on the number of chip-to-chip hops, because chip power is dominated by I/O pin driver consum.

5.2 - U.Crete - M. Katevenis - CS-534

5. Switching Fabrics

5.3 Towards Scalable Switches

- Buffer throughput limitation ⇒ use input queueing or CIOQ
- Input queued crossbar scalability limited primarily by:
 - quadratic cost growth rate, $O(N^2)$, of crossbar
 - scheduler complexity & efficiency, i.e. solving the output contention (congestion management) problem
- To solve the crossbar cost ⇒ use switching fabrics
- To solve the scheduler / contention / congestion problem:
 - (sorting / self-routing networks bad solution)
 - Switching Fabrics with Small Internal Buffers, large input VOQ's, and Internal Backpressure (Flow Control)

5.3 - U.Crete - M. Katevenis - CS-534

27

[intentionally left blank]

5.3 - U.Crete - M. Katevenis - CS-534

