

2. Link and Memory Architectures and Technologies

2.1 Links, Thruput/Buffering, Multi-Access Ovrhds

2.2 Memories: On-chip / Off-chip SRAM, DRAM

2.A Appendix: Elastic Buffers for Cross-Clock Commun.

Manolis Katevenis

CS-534 – Univ. of Crete and FORTH, Greece

<http://archvlsi.ics.forth.gr/~kateveni/534>

2.2 Memories: On-chip / Off-chip SRAM, DRAM


Table of Contents:

- **2.2.1 On-Chip SRAM blocks**
 - Area, Power Consumption, Access Cycle Time; 1 or 2 ports
 - Power cons. per unit throughput: SRAM, pin transceivers
- **2.2.2 Off-Chip SRAM technologies**
 - Address-Read-Data Pipelining
 - Separate Unidirectional versus Unified Bidirectional Data Lines
- **2.2.3 DRAM Chips and their Pin Interface**
 - Row Access versus Column Access
 - Interleaved accesses to the internal DRAM banks

2.2.1 On-Chip SRAM

Read Cycle Includes:

- Precharge bit lines
- Decode row address
 - faster when narrow
- Activate word line
 - faster when short
- Sense amplifiers
 - don't wait for full discharge before telling the result
- Column multiplexors
 - use column address



2.2 - U.Crete - M. Katevenis - CS-534

3


Sense Amplifiers: Role, Consequences

- Sense amplifiers significantly speed up read access time
 - sense 0-contents soon after bit-line discharge has started
- Sense amplifiers (SA) are large in size
 - can fit only one SA per 4 or 8 (typically) columns
 - analog multiplexors before SA select columns to be read
 - digital multiplexors after SA for narrow port widths
- Sense amplifiers consume significant energy when activated
 - only activate the block when read data are actually needed
 - power consumption is proportional to access frequency
 - power consumption is proportional to number of sense amp's (increases with port width, or with bit capacity of SRAM)

2.2 - U.Crete - M. Katevenis - CS-534

4

Example on-chip SRAM blocks (130nm CMOS): Area



2.2 - U.Crete - M. Katevenis - CS-534

5


Area per (Kilo/Mega-) bit: Comments

- Older generation (~2005); values are $(\mu\text{m})^2/\text{bit} = (\text{mm})^2/\text{Mbit}$
- Area efficiency increases with block capacity
 - peripheral overhead (address decoders, column multiplexors, sense amplifiers) grows slower than core
- Port width costs a lot for small memories
 - more sense amplifiers, possibly non-square aspect ratio
 - (large memories may already have more SA's than port width)
- 1 sense amplifier per 8 columns, usually
- Two-port area $\approx 2 \times$ one-port area
- Power ring is *not* included in the quoted area figures
 - add 25 μm on each side of the block that is given in the above chart: width and height increase by 50 μm each
- Quoted blocks have per-Byte write-enable signals

2.2 - U.Crete - M. Katevenis - CS-534

6

Ex. on-chip SRAM (130 nm): Power Consumption



2.2 - U.Crete - M. Katevenis - CS-534

7


Power Consumption (mW/MHz): Comments

- Slightly old generation (~2005): 130 nm
- Worst-case consumption quoted; $V_{DD} = 1.2$ Volts
- Consumption is proportional to access frequency: mW / MHz
- Consumption is dominated by port-width, esp. for small blocks
 - actually by the number of SA's – may be larger than needed, for narrow-port memories
- Consumption increases with block size due to increasing word-line and bit-line capacitance
 - also increases when size is such that it requires more SA's
- Two-port memory consumption is *per-port*
- Two-port total consumption $\approx 2 \times$ one-port consumption

2.2 - U.Crete - M. Katevenis - CS-534

8

Ex. on-chip SRAM (130nm): Access Cycle Time



2.2 - U.Crete - M. Katevenis - CS-534

9


Cycle Time (1/AccessRate): Comments

- Slightly old generation (~2005): 130 nm
- Worst-case cycle-time quoted; $V_{DD} = 1.2$ Volts
 - Blocks compiled for performance
- Large SRAM's are slower than small SRAM's (small is fast)
 - bit-line (and word-line) capacitance increases with length
 - beyond the "knee" of the curve, it is advantageous to use smaller SRAM's + external data mux than to use single large SRAM (tree of read-multiplexors becomes faster than single large mux)
- For large blocks, narrow ports increase the read latency, due to extra multiplexors after the sense amplifiers
 - looks like this also increases the cycle time
- Two-port speed \approx speed of 1-port block with $2 \times$ num. of bits

2.2 - U.Crete - M. Katevenis - CS-534

10


2-Port versus Dual-Port Area (square-mm / Mbit)



2.2 - U.Crete - M. Katevenis - CS-534

11


2-Port vs. Dual-Port Power (worst-case mW / MHz)



2.2 - U.Crete - M. Katevenis - CS-534

12

2-Port versus Dual-Port Cycle Time (ns, worst-case)



2.2 - U.Crete - M. Katevenis - CS-534

13

[intentionally left blank]

2.2 - U.Crete - M. Katevenis - CS-534

14

On-Chip SRAM Buffer Example 1 of 2: 40-Byte wide

- Width = 1 min-size IP packet = 40 Bytes = 320 bits =
= 5 blocks × 64 bits/block
- One-Port, 2048 packets × 40 B/pck = 80 KB = 640 Kb
- 130 nm CMOS, 1.2 Volts
- Area = 5 banks × 128 Kb/bank × 3 mm²/Mb =
= 0.64 Mb × 3 mm²/Mb ≈ **2 mm²**
- Throughput = 320 bits × 300 Maccesses/s ≈ **100 Gb/s**
- Power Consumption =
= 5 banks × 0.11 mW/MHz × 300 MHz = **165 mW**

2.2 - U.Crete - M. Katevenis - CS-534

15

On-Chip SRAM Buffer Example 2 of 2: 256-Byte wide

- Width ≈ 1 average-size IP packet = 256 Bytes = 2048 bits =
= 64 blocks × 32 bits/block
- Two-Port (1rd+1wr), 2048 packets × 256 B = 512 KB = 4 Mb
- 130 nm CMOS, 1.2 Volts
- Area = 64 banks × 64 Kb/bank × 6.1 mm²/Mb =
= 4 Mb × 6.1 mm²/Mb ≈ **25 mm²**
- Throughput = 2 ports × 2048 b/port × 240 MHz ≈ **1 Tb/s**
(500 Gb/s writes + 500 Gb/s reads)
- Power Consumption =
= 64 banks × 2 ports × 0.08 mW/MHz × 240 MHz ≈ **2.4 W**
- **Conclusion:** “no problem” on-chip, except for short packets

2.2 - U.Crete - M. Katevenis - CS-534

16

Power Cons./Throughput (1 of 2): on-chip SRAM

- Consider some “usual, medium-size” SRAM blocks (130 nm):
 - 1-port, ×16: $\approx 0.03 \text{ mW/MHz} = 0.03 \text{ mW} / 16 \text{ Mbps} \approx 2.0 \text{ mW/Gbps}$
 - 1-port, ×32: $\approx 0.05 \text{ mW/MHz} = 0.05 \text{ mW} / 32 \text{ Mbps} \approx 1.6 \text{ mW/Gbps}$
 - 1-port, ×64: $\approx 0.10 \text{ mW/MHz} = 0.10 \text{ mW} / 64 \text{ Mbps} \approx 1.6 \text{ mW/Gbps}$
 - 2-port, ×8: $\approx 0.02 \text{ mW/MHz} = 0.02 \text{ mW} / 8 \text{ Mbps} \approx 2.5 \text{ mW/Gbps}$
 - 2-port, ×32: $\approx 0.06 \text{ mW/MHz} = 0.06 \text{ mW} / 32 \text{ Mbps} \approx 2.0 \text{ mW/Gbps}$
- Conclusion: **1.5 to 2.0 mW/GBps** power consumption
for on-chip buffer memories

2.2 - U.Crete - M. Katevenis - CS-534

17

Power Cons./Throughput (2 of 2): Chip I/O

- High-speed serial off-chip transceiver \approx **10 to 25 mW/Gbps**
 - e.g. differential pair, 3.125 Gbaud (8b/10b encoding) = 2.5 Gb/s
 - 130 nm CMOS, both transmitter and receiver power considered
 - assume no pre-emphasis at the transmitter for line equalization purposes – such pre-emphasis would consume considerably
 - copper cable consumption is very small, compared to others
- \Rightarrow **Conclusion:** chip-to-chip communication costs *an order of magnitude more* than on-chip buffering, in term of power cons.
- Total chip power consumption (limited to ≈ 10 to 30 Watts) limits total chip throughput to *about 1 Tbps/chip* or less

2.2 - U.Crete - M. Katevenis - CS-534

18


2.2.2 Off-Chip SRAM Technologies

- Large on-chip throughput, owing to parallelism of accesses
- Gradual improvements in pin-interface protocols (late 90's):
 1. Clock-synchronous, pipelined address/data communication
 2. Double-Data Rate (DDR) data-pin timing (see §2.1)
 3. Source-synchronous clocking
 - clock signal propagating in the same direction as data (or address) signals – normally implies two separate clocks
 4. Separate, unidirectional Write-Data and Read-Data buses
 - avoids bus turn-around overhead, but
 - requires 50% writes – 50% reads for full utilization
 5. Write-data timing similar to read-data timing
 - first send the address, later send the data, so that address-bus to data-bus time-offset stays fixed for reads & writes

2.2 - U.Crete - M. Katevenis - CS-534

19

Clock-Synchronous RAM: Pipelined Communication



“Flow Through”: old timing

- no overlapping between SRAM operation and communication

“Synchronous” Registered Interface

- pipelined SRAM operation and chip-to-chip communication


2.2 - U.Crete - M. Katevenis - CS-534

20

... further increasing the data pin throughput of chip-to-chip communication...

(3) Source-Synchronous Data Clocking


when the clock frequency rises, the chip-to-chip (speed-of-light) delay becomes non-negligible wrt. pulse width



ck3 is a delayed version of ck1, i.e. has (exactly) the same frequency, but its delay (phase shift) may vary (slowly) with time...

SRAM Data I/O Paths:


Separate D(in) and Q(out) Paths:




⊖: data path underutilization when imbalanced ($\neq 50\% - 50\%$) read/write transactions

Versus

Shared "DQ" Data Bus:




⊖: bus turn-around overhead: data bus underutilization when frequently switching between read & write transactions



Example QDR SRAM (2007): CY7C1545V18

- 72 Mbits = 4 M × 18 bits (width = 2 Bytes + parity/ECC)
- ≤ 375 MHz clock ⇒ cycle = 2.67 ns; bit-time = 1.33ns (DDR)
- Burst-of-4 words ↔ simple (non-DDR) address timing
- Peak Write Throughput:
 $375 \text{ MHz} \times 2 \text{ (DDR)} \times 16 \text{ bits} = 12 \text{ Gb/s/chip} = 1.5 \text{ GB/s}$
- Peak Read Throughput = (similarly) 12 Gb/s
- Peak Total throughput for *balanced* (50%-50%) read-write:
 $12 + 12 = \underline{24 \text{ Gb/s}} = 3 \text{ GB/s}$
- Power consumption ≈ 2.4 W (typical) @ 375 MHz, 1.8 Volt
 ⇒ Power per throughput ≈ 2.4 W / 24 Gbps ≈ 100 mW/Gbps



Example Shared-Bus SRAM (2007): CY7C1550V18

- 72 Mbits = 2 M × 36 bits (width = 4 Bytes + parity/ECC)
- ≤ 375 MHz clock ⇒ cycle = 2.67 ns; bit-time = 1.33ns (DDR)
- Peak Throughput = 375 MHz × 2 (DDR) × 32 bits = 24 Gb/s
- "NoBL" (No Bus Latency) = "ZBT" (Zero Bus Turn-Around, ala Micron)
- Although NoBL/ZBT, one clock cycle is lost every time the bus direction changes from read to write (bus turn-around)
 - ⇒ throughput with alternating read/writes ≈
 - ≈ 2/3 × peak throughput ≈ 16 Gb/s
- Power consumption ≈ 2.4 W (typical) @ 375 MHz, 1.8 Volts
 - ⇒ Power per throughput ≈ 2.4 W / 24 Gbps ≈ 100 mW/Gbps

2.2.3 Dynamic RAM Chips and their Pin Interface

- Highest density and longest internal latency RAM chips
- Huge internal parallelism, when addresses are *favorable*:
 - multiple banks – memory interleaving
 - per-bank: entire *row* (hundreds of bits) accessed in parallel
- Pin Interface: advanced techniques to increase throughput
 - pins synchronized to a high-speed clock (Synchronous DRAM)
 - 100's of bits piped thru 10's of data pins during several clocks
 - internal RAM access is independent of clock – multiple cycles
- Three-step internal accesses – each bank independently
 - *row access*: activate a row in a bank, copy into sense amp's
 - *column access*: read/write multiple bits in selected row
 - *precharge*: get this bank ready for activating another row
- Address pins time-shared: row – column addr; multiple banks

2.2 - U.Crete - M. Katevenis - CS-534

27


Example DDR3 SDRAM (2007): MT41J64M16

- $1 \text{ Gbit} = 64 \text{ M} \times 16 \text{ bits} = 8 \text{ banks} \times 8 \text{ Mw/bank} \times 16 \text{ b/w}$
- $\leq 800 \text{ MHz}$ clock
- Bidirectional data pins, DDR timing \Rightarrow up to 1.6 Gbps/pin
- Internal latencies specified as absolute times:
 - row-addr. to column-addr. $\geq 14 \text{ ns}$
 - column-addr. to read-data $\geq 14 \text{ ns}$
 - bank-cycle time $\geq 48 \text{ ns}$; precharge time $\geq 14 \text{ ns}$
- Translated to # of clock cycles by user @ boot time
 - e.g. at 800 MHz: row-acc $\geq 11\sim$, col-acc $\geq 11\sim$, bnk-cycle $\geq 38\sim$
- (Remaining slides are for a much older chip (~2001)...)

2.2 - U.Crete - M. Katevenis - CS-534

28

DRAM Basics: Row Address, Column Address, Precharge



2.2 - U.Crete - M. Katevenis - CS-534

29

Fast DRAM Example (2001)

Micron MT46 V2 M32

DDR SDRAM
(Synchronous DRAM)

- 32-bit (shared DQ) databus, DDR timing \Rightarrow
 \Rightarrow 2 words \times 32 bits each per clock cycle
peak databus throughput

- 200 MHz max. clock frequency



- 64 Mbits = $2\text{M} \times 32\text{ bits} =$
 $= 512\text{K} \times 32\text{b} \times 4\text{ Banks}$

- ≈ 1 Watt at peak access rate,
using one bank only, 2.5 Volt.
(No number given for multibank op.)


- Row Address - to - Column Address: $t_{\text{RCD}} \geq 20\text{ns}$ (@200MHz: 4 \sim)
- Column Address - to - Read Data (CAS latency): $CL \geq 15\text{ns}$ (@200MHz: 3 \sim)
- Write Recovery Time (write data - to - precharge): $t_{\text{WR}} \geq \dots$ 2 \sim
- Precharge Time: $t_{\text{RP}} \geq 20\text{ns}$ (@200MHz: 4 \sim)
- Cycle Time (same bank): $t_{\text{RC}} \geq 60\text{ns}$ (@200MHz: 12 \sim)
- Bank - to - Bank Activation (other bank Row - to - Row): $t_{\text{RRD}} \dots$ 2 \sim
- Read - to - Write bus turn-around lost cycles: \dots 3 \sim
- Write - to - Read same bank lost cycles (write recovery time): \dots 2 \sim
- Write - to - Read other bank lost cycles: \dots \emptyset \sim

2.2 - U.Crete - M. Katevenis - CS-534

30




Multiple Accesses to Different Columns in the same Row of a Bank



2.2 - U.Crete - M. Katevenis - CS-534

33

Multi-Bank Operation: Memory Interleaving



- burst length set to 8; each successive READ command interrupts the preceding burst, resulting in net bursts of 6.

2.2 - U.Crete - M. Katevenis - CS-534

34