




- Buffers memories for time switching: what data structures?
- Single queue feeding multiple destinations/classes
  - $\Rightarrow$  Head-of-Line (HOL) Blocking  $\Rightarrow$  poor performance
- Multiple Queues in one buffer:
  - Partitioned Space (underutilized)  $\Rightarrow$  circular queues
  - Shared Space (efficient)  $\Rightarrow$  linked-list queues


CS-534, Copyright Univ. of Crete


1





























| Assumptions:<br>• "off-chip" means                            | E                 | Hd                     | TL                     | NxtPtr                 | Latary<br>(clock) | Thruput<br>( <u>op's</u> ) | Latency<br>(clect)<br>(cycles) | Thrupat<br>(op's) |
|---|-------------------|------------------------|------------------------|------------------------|-------------------|----------------------------|--------------------------------|-------------------|
| ang/deg controller FSM  |                   |                        | single,<br>hip me      |                        | 4.5               | 1 4 = 5                    | 5                              | 1<br>5 or 4       |
| on separate chips<br>"on-chip" means all together             | 1-port<br>on-chip | in a off.              | single,<br>chip m      | 1-port<br>iemors       | 4                 | 1/4                        | 5                              | 1/4               |
| 1 memacc./cycle/port<br>off-chip dependent                    | s-tort<br>on-chip |                        | off-chip<br>wide       | 1-port<br>off-chit     | 3*                | 1/3                        | 5                              | 1/3               |
| accesses (read, then<br>use data as next<br>address) Cost one | 1-Port<br>on-chip | J-port<br>off-<br>chit | 1-port<br>off-<br>chip | 1-port<br>off-chir     | 3*                | 1/2                        | 5                              | 1/2               |
| extra cycle of latency between them                           | 1-port<br>Ou-chip | 1-port<br>DM-chil      | J-Port<br>DN-chip      | s-port<br>off-dup      | 2*                | 1/2                        | 3                              | 1/2               |
| Note: * enqueue latency                                       | 2-port<br>on-chip | 2-port<br>on-chip      | 2. port<br>on. chip    | 1-port<br>off-<br>chip | 2*                | 1                          | 3                              | 1                 |
| Note:   | on-chip           | on-chip                | on-chip                | off-<br>chip           | 2*                | 1                          |                                | 1                 |

