


2.2 Circuit Switching, Time-Division Multiplexing (TDM), Time Switching, Cut-through

- Circuit Switching versus Packet Switching
- Digital Telephony, Time-Division Multiplexing (TDM)
- Time Switching, Time-Slot Interchange (TSI)
- Switching and Computers: 1st and 2nd Generations
- Cut-through

CS-534, Copyright Univ. of Crete

1

Circuit Switching



- Data in fixed, periodic frames
- Each circuit (connection) is allocated a fixed subset of time-slots
- timeSlotID implicitly provides connectionID and routing information
- Advantage: simplicity – contention, routing, scheduling resolved once, at admission/connection-setup time, rather than separately for each datum (similar to compile-time versus run-time)
- Disadvantage: unused capacity in one connection cannot be used by other connections – “partitioned capacity”: wasteful in transmission capacity when connection rate varies widely over time

CS-534, Copyright Univ. of Crete

2

Multiplexing - Demultiplexing

at fixed aggregate capacity (circuit-switching style)

Examples:

- circuit switching: frames & time-slots
- wide (bit-parallel) buses inside switch elements

Minimal buffering requirements:
one time-slot-worth of data per mux'ed/demux'ed link

CS-534, Copyright Univ. of Crete

3

Partitioned versus Shared Link Capacity

Resource Partitioning leads to Underutilization:

In a link carrying multiplexed traffic of fixed aggregate capacity type, the flows in one partition may lack capacity, while other partitions may have excess capacity.

This is the disadvantage of circuit switching.

CS-534, Copyright Univ. of Crete

4

Packet Switching




- Non-periodic multiplexing of packets, on a demand basis; each packet carries its own source and destination (connection) ID, and can be stored and forwarded at any later time.
- The transmission capacity of a link is shared among all flows (connections) that pass through it, on a demand basis; any capacity that is not used by one flow can be used by another.
- Advantage: no waste of transmission capacity.
- Challenges:
dynamic control (per packet), rather than static (at conn. set-up);
unpredictability of traffic, leading to contention for resources.

CS-534, Copyright Univ. of Crete

5



Packet Switching: Statistical Multiplexing



$$C_1 + \dots + C_n = C_M > C_m$$



CS-534, Copyright Univ. of Crete

6





Time-Division Switching: more complex case:
multiple connections per external line

- Mux and Demux need less buffer memory than full frame
- Internal TSI needed with 1 full frame of buf. memory
- Internal TSI cannot be merged w. mux or demux
- Worst-case delay = 1 frame time, again.

Diagram illustrating Time-Division Switching. The input consists of two 1-byte frames: B_3, B_0, B_1, A_0 and A_3, B_2, A_1, A_2 . These are multiplexed (mux) into a single stream. The output of the mux is then processed by a Time-Slot Interchange (TSI) block, which has a clock of $2f$. The TSI output is then demultiplexed (demux) into two separate 1-byte frames: A_3, A_2, A_1, A_0 and B_3, B_2, B_1, B_0 . The demux also has a clock of $2f$.

Handwritten note: A_1, A_3, B_1, B_3 are favorably arranged (they arrive on correct time slot); however, not so for A_0, A_2, B_0, B_2 , because A_0, B_0 arrive on same link \Rightarrow cannot be placed both in correct time slot.

Discussion: Can I freely rearrange positions of connections inside inp. & output frame?

CS-534, Copyright Univ. of Crete 11

Byte-by-Byte Time Switching: Throughput Limit?

Diagram illustrating Byte-by-Byte Time Switching. The input is an 8-bit signal. The output is an 8-bit signal. The TSI Data Memory block has a write address and a read address, both 8 bits. The clock is 8 bits.

Assume 300 MHz 2-port SRAM
 \Rightarrow Peak Throughput = $300 \frac{\text{MBytes}}{\text{s}} = 2.4 \frac{\text{Gbits}}{\text{s}} = 37,500 \times 64 \text{Kb/s}$

(if making an 8×8 switch \Rightarrow each link up to 300 Mb/s ... quite low @ today's standards)

Can we Increase Throughput by Widening the TSI Memory?

128 bits = 16 Bytes $128 \text{b} \times 300 \text{ MHz} = 38.4 \text{ Gbits/s}$

What is the Multiplexing Quantum???

- 16 Bytes belonging to a same 64 Kbps channel?
 - \rightarrow must wait 16 frames = $16 \times 125 \mu\text{s} = 2 \text{ ms}$ to collect all these bytes!
 - \rightarrow buffer size for collection = $2 \text{ ms} \times 38.4 \text{ Gb/s} = 76.8 \text{ Mbits}$
- 16 Bytes belonging to 16 "adjacent" 64 Kbps channels?
 - \rightarrow must switch all 16 channels together: where one of them goes, all 16 of them must go!

CS-534, Copyright Univ. of Crete 12

Time Division Switching:
From Circuit Switching to Packet Switching

...from statically, off-line scheduled, fixed-throughput/channel to dynamically, demand-driven, on-line scheduled, variable-throughput/channel

Issues:

- Granularity of transfers In→Mem, Mem→Out (multiplexing quantum):
fine grain...
(narrow word/block):
 ⊕ small buffers in I/O ⊖ narrow mem ⇒ small throughput
 ⊕ small packets OK! ⊖ access rate/bus turn-around bound
- Control structure & operation:
 • where to store the words or blocks of each packet? Contiguous? scattered?
 can I mix multiple packets in one block?
 • where to store the packets going to a certain output link?
 (or from a certain input link?) (or of a same QoS class?)

CS-534, Copyright Univ. of Crete

13


"First Generation" Switches

Line Cards (typically, in & out on same card)


- w/o DMA: each packet bit 4 times through the bus
- w. DMA: each packet bit twice through the bus

CS-534, Copyright Univ. of Crete

14



15



16