

2.1 Buffer Memory Technology

- Memory Blocks On-Chip
 - On-chip SRAM area , power consumption, access rate
- Power Consumption for chip-to-chip communication
- Memory Chips (commercially available)
 - Chip periphery interface: communication standards to memory chips and their off-chip throughput
 - DRAM chips, internal banks, Bank Interleaving


CS-534, Copyright Univ. of Crete

1

On-Chip SRAM

Memory blocks inherently provide, on-chip, very high throughputs, owing to their inherent parallelism: an entire row is accessed at once. This high throughput is available on-chip, due to the feasibility of very wide datapaths, running at high clock rates.



(Very wide x very large memories are made of several smaller memory blocks, to reduce capacitive loading on word lines and bit lines)




Example layout: 16 Kbit = 2k x 8

CS-534, Copyright Univ. of Crete

2





On-Chip SRAM block Cost, Performance

Area per Kbit:

- Area efficiency increases with block capacity: peripheral overhead (address decoders, column multiplexors, sense amplifiers) grows slower than core
- Port width costs significantly for small memories (more sense amp's, non-square aspect ratio)
- Two-port area $\approx 2 \times$ one-port area
- Power ring: add 25 μm on each side of the block given in the above charts (width and height increase by 50 μm each)
- 1 sense amp / 8 col., usually
- Quoted blocks have write-byte enable signals, except 8-bit ones



Power Consumption per MHz:


- Dominated by port-width for small mem's (sense amp. consumption)
- Dominated by block size for large mem's (word- & bit- line consum.)
- $P_{\text{two-ports}} \approx 2 \times P_{\text{one-port}}$

Access Rate (=1/cycle-time):

- Large blocks are quite slower than small ones, for sizes beyond the "knee" of the curve
- For large blocks, narrow ports reduce the speed, because of extra mux'es after sense amp's
- Two-port speed \approx speed of 1-port block with twice the num. of bits

CS-534, Copyright Univ. of Crete 6





[intentionally left blank]

CS-534, Copyright Univ. of Crete 10

On-Chip SRAM Buffer Example (i): 40-Byte wide

- Width = 1 min-size IP packet =
= 40 Bytes = 320 bits = 5 blocks × 64 bits/block
- One-port, 2048 packets × 40 B = 80 KB = 640 Kb
- 130 nm CMOS, 1.2 Volts
- Area: 5 banks × 128 Kb/bank × 3 mm²/Mb =
= 0.64 Mb × 3 mm²/Mb ≈ **2 mm²**
- Throughput: 320 bits × 300 Macc/s ≈ **100 Gb/s**
- Power Consumption:
5 banks × 0.11 mW/MHz × 300 MHz = **165 mW**

CS-534, Copyright Univ. of Crete

11

On-Chip SRAM Buffer Example (ii): 256-Byte wide

- Width ≈ 1 average-size IP packet =
= 256 Bytes = 2048 bits = 64 blocks × 32 bits/block
- Two-port (1rd+1wr), 2048 packets × 256 B = 512 KB = 4 Mb
- 130 nm CMOS, 1.2 Volts
- Area: 64 × 64 Kb × 6.1 mm²/Mb = 4 M × 6.1 ≈ **25 mm²**
- Throughput: 2 ports × 2048 b/port × 240 MHz ≈ **1 Tb/s**
(500 Gb/s writes + 500 Gb/s reads)
- Power Consumption:
64 banks × 2 ports × 0.08 mW/MHz × 240 MHz ≈ **2.4 W**
- Conclusion: “no problem” on-chip, except for small packets

CS-534, Copyright Univ. of Crete

12

Power Consumption / Throughput: on-chip SRAM

- (1) On-Chip Buffer Memories:
- 130 nm CMOS, “usual, medium” SRAM block sizes:
 - 1-port, ×16: $\approx 0.03 \text{ mW/MHz} = 0.03 \text{ mW} / 16 \text{ Mbps} \approx 2.0 \text{ mW/Gbps}$
 - 1-port, ×32: $\approx 0.05 \text{ mW/MHz} = 0.05 \text{ mW} / 32 \text{ Mbps} \approx 1.6 \text{ mW/Gbps}$
 - 1-port, ×64: $\approx 0.10 \text{ mW/MHz} = 0.10 \text{ mW} / 64 \text{ Mbps} \approx 1.6 \text{ mW/Gbps}$
 - 2-port, ×8: $\approx 0.02 \text{ mW/MHz} = 0.02 \text{ mW} / 8 \text{ Mbps} \approx 2.5 \text{ mW/Gbps}$
 - 2-port, ×32: $\approx 0.06 \text{ mW/MHz} = 0.06 \text{ mW} / 32 \text{ Mbps} \approx 2.0 \text{ mW/Gbps}$
- Conclusion: 1.5 to 2 mW / Gbps on-chip buffer memories

CS-534, Copyright Univ. of Crete

13

Power Consumption / Throughput: Chip I/O

- (2) Chip-to-Chip I/O Pin Power Consumption:
- both directions of a high-speed serial off-chip transceiver (without equalization –which consumes considerably)
- 130 nm CMOS: 10 to 25 mW / Gbps chip-to-chip comm
- copper cable power consumption is very small, by comparison
- ⇒ Chip-to-chip communication costs an order of magnitude more than on-chip buffering, in terms of power consumption
- Total chip power consumption (up to few tens of Watts) limits total chip throughput to about 1 Tbps/chip or less

CS-534, Copyright Univ. of Crete

14

Off-Chip Memory -or other networking/I/O chips:
How to Increase Chip-to-Chip Communication Throughput?

Old SRAM Read ("flow through"):

(1) Pipelined Reads (Synchronous, Registered Interface)

CS-534, Copyright Univ. of Crete 15

...Further increasing the data pin throughput of chip-to-chip communications:

(2) DDR (Double Data Rate) Timing

Traditional Synchronous Intf:

Transmit and receive with a positive-edge-triggered register

DDR Interface:

Transmit with: $d1$, $d2$, ck → data
 Receive with: two registers:
 • one positive-edge-tr. register
 • one negative-edge-tr. register

CS-534, Copyright Univ. of Crete 16

... further increasing the data pin throughput of chip-to-chip communication...

(3) Source-Synchronous Data Clocking
 when the clock frequency rises, the chip-to-chip (speed-of-light) delay becomes non-negligible wrt. pulse width

Synchronization - clock domain crossing

ck3 is a delayed version of ck1, i.e. has (exactly) the same frequency, but its delay (phase shift) may vary (slowly) with time...

CS-534, Copyright Univ. of Crete 17

SRAM Data I/O Paths:

Separate D(in) and Q(out) Paths:

time-mux'd write & read addresses



⊖: data path underutilization when imbalanced ($\neq 50\% - 50\%$) read/write transactions


Shared "DQ" Data Bus:

all addresses

⊖: bus turn-around overhead: data bus underutilization when frequently switching between read & write transactions

CS-534, Copyright Univ. of Crete 18





Example Shared Bus SRAM at the top current performance (2001):
 Micron's MT57V256 #36 DDR SRAM


9 Mbits = $256\text{K} \times 36\text{ bits}$
 Clock frequ. up to 300 MHz (!)
 $T \geq 3.3\text{ ns}$, bit pulse width $\geq 1.6\text{ ns}$
Burst-of-4 accesses only
 (one address every 2 clock cycles)

Peak Throughput = $300\text{ MHz} \times 2 \times 36\text{ b} = 21.6\text{ Gb/s}$
 Throughput with alternating read/writes } $= \frac{2}{3} \times \text{peak} = 14.4\text{ Gbps/chip}$

2.5 Volts Power Supply; Consumption = 1.6 W
 $\Rightarrow \sim 0.1 \frac{\text{Watt}}{\text{Gbps}}$

Although the ZBT concept is used, due to the high clock frequency and the unavoidable bus turn-around overhead (multiple drivers on the same wire, each using its own clock (source-synchronous timing)), 1 to 2 clock cycles (= 2 to 4 word burst) are lost on every read-to-write transition.

CS-534, Copyright Univ. of Crete 22



Fast DRAM Example (2001)

Micron MT46 V2 M32

DDR SDRAM (Synchronous DRAM)

- 200 MHz max. clock frequency
- 64 Mbits = $2\text{M} \times 32\text{ bits} = 512\text{K} \times 32\text{b} \times 4\text{ Banks}$
- $\approx 1\text{ Watt}$ at peak access rate, using one bank only, 2.5 Volt. (No number given for multibank op.)
- 32-bit (shared DQ) databus, DDR timing \Rightarrow 2 words \times 32 bits each per clock cycle peak databus throughput

• Row Address - to - Column Address:	$t_{\text{RCD}} \geq 20\text{ns}$ (@200MHz: 4~)
• Column Address - to - Read Data (CAS latency):	$CL \geq 15\text{ns}$ (@200MHz: 3~)
• Write Recovery Time (write data to - precharge):	$t_{\text{WR}} \geq \dots \dots \dots 2\sim$
• Precharge Time:	$t_{\text{RP}} \geq 20\text{ns}$ (@200MHz: 4~)
• Cycle Time (same bank):	$t_{\text{RC}} \geq 60\text{ns}$ (@200MHz: 12~)
• Bank - to - Bank Activation (other bank Row - to - Row): t_{RRD}	2~
• Read - to - Write bus turn-around lost cycles:	3~
• Write - to - Read same bank lost cycles (write recovery time):	2~
• Write - to - Read other bank lost cycles:	$\phi\sim$

CS-534, Copyright Univ. of Crete 24

