

## 2.1 Buffer Memory Technology


- Memory Blocks On-Chip
  - On-chip SRAM area , power consumption, access rate
- Power Consumption for chip-to-chip communication
- Memory Chips (commercially available)
  - Chip periphery interface: communication standards to memory chips and their off-chip throughput
  - DRAM chips, internal banks, Bank Interleaving

# On-Chip SRAM

Memory blocks inherently provide, on-chip, very high throughputs, owing to their inherent parallelism: an entire row is accessed at once.

This high throughput is available on-chip, due to the feasibility of very wide datapaths, running at high clock rates.


(Very wide & very large memories are made of several smaller memory blocks, to reduce capacitive loading on word lines and bit lines)



Example layout:  $16 \text{ Kbit} = 2 \text{ K} \times 8$


# On-Chip SRAM block Area (130nm CMOS)

*sq-mm per Mbit, 1-port*




parameter: port width – 8 to 64 bits

*2-port (1rd+1wr)*




- power ring not included
- values are  $(\mu\text{m})^2/\text{bit} \approx (\text{mm})^2/\text{Mbit}$

# On-Chip SRAM Power Consumption (130nm)




# On-Chip SRAM block Cycle Time (130nm CMOS)

worst-case cycle time (ns), 1-port



ns, 2-port (1rd+1wr)



parameter: port width – 8 to 64 bits

- 1.2 Volts, 130 nm (year 2005)
- blocks compiled for performance

# On-Chip SRAM block Cost, Performance

## Area per Kbit:

- Area efficiency increases with block capacity: peripheral overhead (address decoders, column multiplexors, sense amplifiers) grows slower than core
- Port width costs significantly for small memories (more sense amp's, non-square aspect ratio)
- Two-port area  $\approx 2 \times$  one-port area
- Power ring: add 25  $\mu\text{m}$  on each side of the block given in the above charts (width and height increase by 50  $\mu\text{m}$  each)
- 1 sense amp / 8 col., usually
- Quoted blocks have write-byte enable signals, except 8-bit ones



## Power Consumption per MHz:

- Dominated by port-width for small mem's (sense amp. consumption)
- Dominated by block size for large mem's (word- & bit- line consum.)
- $P_{\text{two-ports}} \approx 2 \times P_{\text{one-port}}$



## Access Rate (=1/cycle-time):

- Large blocks are quite slower than small ones, for sizes beyond the “knee” of the curve
- For large blocks, narrow ports reduce the speed, because of extra mux'es after sense amp's
- Two-port speed  $\approx$  speed of 1-port block with twice the num. of bits

## 2-port vs. Dual-port Area (square-mm / Mbit)




## 2-port vs. Dual-port Power (worst-case mW / MHz)




## 2-port vs. Dual-port Cycle Time (ns, worst-case)

2-port ( $1rd + 1wr$ )



Dual-port ( $2 \times rd/wr$ )



[intentionally left blank]

## On-Chip SRAM Buffer Example (i): 40-Byte wide

- Width = 1 min-size IP packet =  
= 40 Bytes = 320 bits = 5 blocks × 64 bits/block
- One-port, 2048 packets × 40 B = 80 KB = 640 Kb
- 130 nm CMOS, 1.2 Volts
- Area: 5 banks × 128 Kb/bank × 3 mm<sup>2</sup>/Mb =  
= 0.64 Mb × 3 mm<sup>2</sup>/Mb ≈ **2 mm<sup>2</sup>**
- Throughput: 320 bits × 300 Macc/s ≈ **100 Gb/s**
- Power Consumption:  
5 banks × 0.11 mW/MHz × 300 MHz = **165 mW**

## On-Chip SRAM Buffer Example (ii): 256-Byte wide

- Width  $\approx$  1 average-size IP packet =  
 $= 256 \text{ Bytes} = 2048 \text{ bits} = 64 \text{ blocks} \times 32 \text{ bits/block}$
- Two-port (1rd+1wr),  $2048 \text{ packets} \times 256 \text{ B} = 512 \text{ KB} = 4 \text{ Mb}$
- 130 nm CMOS, 1.2 Volts
- Area:  $64 \times 64 \text{ Kb} \times 6.1 \text{ mm}^2/\text{Mb} = 4 \text{ M} \times 6.1 \approx \mathbf{25 \text{ mm}^2}$
- Throughput:  $2 \text{ ports} \times 2048 \text{ b/port} \times 240 \text{ MHz} \approx \mathbf{1 \text{ Tb/s}}$   
(500 Gb/s writes + 500 Gb/s reads)
- Power Consumption:  
 $64 \text{ banks} \times 2 \text{ ports} \times 0.08 \text{ mW/MHz} \times 240 \text{ MHz} \approx \mathbf{2.4 \text{ W}}$
- Conclusion: “no problem” on-chip, except for small packets

## Power Consumption / Throughput: on-chip SRAM


- (1) On-Chip Buffer Memories:
- 130 nm CMOS, “usual, medium” SRAM block sizes:
  - 1-port, ×16:  $\approx 0.03 \text{ mW/MHz} = 0.03 \text{ mW} / 16 \text{ Mbps} \approx 2.0 \text{ mW/Gbps}$
  - 1-port, ×32:  $\approx 0.05 \text{ mW/MHz} = 0.05 \text{ mW} / 32 \text{ Mbps} \approx 1.6 \text{ mW/Gbps}$
  - 1-port, ×64:  $\approx 0.10 \text{ mW/MHz} = 0.10 \text{ mW} / 64 \text{ Mbps} \approx 1.6 \text{ mW/Gbps}$
  - 2-port, ×8:  $\approx 0.02 \text{ mW/MHz} = 0.02 \text{ mW} / 8 \text{ Mbps} \approx 2.5 \text{ mW/Gbps}$
  - 2-port, ×32:  $\approx 0.06 \text{ mW/MHz} = 0.06 \text{ mW} / 32 \text{ Mbps} \approx 2.0 \text{ mW/Gbps}$
- Conclusion: 1.5 to 2 mW / Gbps on-chip buffer memories

## Power Consumption / Throughput: Chip I/O




- (2) Chip-to-Chip I/O Pin Power Consumption:
- both directions of a high-speed serial off-chip transceiver (without equalization –which consumes considerably)
- 130 nm CMOS: 10 to 25 mW / Gbps chip-to-chip comm
  - copper cable power consumption is very small, by comparison  
⇒ Chip-to-chip communication costs an order of magnitude more than on-chip buffering, in terms of power consumption
- Total chip power consumption (up to few tens of Watts)  
limits total chip throughput to about 1 Tbps/chip or less

Off-Chip Memory - or other networking/I/O chips:  
How to Increase Chip-to-Chip Communication Throughput?

Old SRAM Read ("flow through"):




(1) Pipelined Reads  
 (Synchronous, Registered Interface)



...further increasing the data pin throughput of chip-to-chip communication:


## (2) DDR (Double Data Rate) Timing

### Traditional Synchronous Intf:



Transmit and receive with a positive-edge-triggered register

### DDR Interface:




Transmit with:  $d1 \xrightarrow{\text{ck}} d2 \xrightarrow{\text{ck}}$  data  
Receive with: two registers:  
• one positive-edge-tr. register  
• one negative-edge-tr. register

... further increasing the data pin throughput of chip-to-chip communication...

### (3) Source-Synchronous Data Clocking

When the clock frequency rises, the chip-to-chip (speed-of-light) delay becomes non-negligible wrt. pulse width




Synchronization - clock domain crossing

ck3 is a delayed version of ck1, i.e. has (exactly) the same frequency, but its delay (phase shift) may vary (slowly) with time...

## SRAM Data I/O Paths:


### Separate D(in) and Q(out) Paths:

time-mux'ed write & read addresses



### Shared "DQ" Data Bus:

versus





- (-) data path underutilization  
when imbalanced  
(  $\neq 50\% - 50\%$  )  
read/write transactions

- (-) bus turn-around overhead:  
data bus underutilization  
when frequently switching  
between read & write  
transactions

modern SRAM chip technology w. separate D(in) & Q(out) paths:

## "QDR" (Quad Data Rate) SRAM



Other Version:

"burst-of-4":

- addr. path is plain (NOT DDR)
- each addr. refers to 4 data words.

## Example QDR SRAM (2001) Micron's MT54V512 H18

$$9 \text{ Mbits} = \underline{512 \text{ K} \times 18 \text{ bits}}$$

$$\text{Clock freq. up to } \underline{167 \text{ MHz}}$$

$T \geq 6 \text{ ns}$  pulse, bit width  $\geq 3 \text{ ns}$

DDR


$$\text{peak write throughput} = 167 \text{ MHz} \times 2 \times 18 \text{ bits} = 6 \text{ Gb/s / chip}$$

$$\text{peak read throughput} = 167 \text{ MHz} \times 2 \times 18 \text{ bits} = 6 \text{ Gb/s / chip}$$

$$\text{Peak total throughput, when } \left. \begin{array}{l} \text{fully balanced 50-50 reads/writes} \\ \{ \end{array} \right\} = 6 + 6 = \underline{12 \text{ Gb/s / chip}}$$


2.5 Volt power supply; Power Consumption  $\cong 1 \text{ Watt}$  @ 167 MHz

$$\rightarrow \text{power per throughput} = \frac{1 \text{ W}}{12 \text{ Gbps}} \cong 0.08 \frac{\text{Watt}}{\text{Gbps}}$$




## Shared "DQ" Data Bus Timing:

### Naive Timing:



Underutilization on every  
read-to-write transition

### "ZBT" (Zero Bus Turn-around) Timing:



D1 has not yet been written at M[A1]  
when reading from M[A2] starts...  
...need to bypass mem. when A2 == A1

Example Shared Bus SRAM at the top current performance (2001):

Micron's MT57 V256 H36

DDR SRAM

$$9 \text{ Mbit} = 256 \text{ K} \times 36 \text{ bits}$$

(clock freq. up to 300 MHz (!))

$T \geq 3.3 \text{ ns}$ , bit pulse width  $\geq 1.6 \text{ ns}$

Burst-of-4 accesses only

(one address every 2 <sup>DDR</sup> clock cycles)

$$\text{Peak Throughput} = 300 \text{ MHz} \times 2 \times 36 \text{ b} = 21.6 \text{ Gb/s}$$



Throughput with  
alternating  
read/writes }  $= \frac{2}{3} \times \text{peak} = 14.4 \frac{\text{Gbps}}{\text{chip}}$

2.5 Volts Power Supply; Consumption = 1.6 W


$$\Rightarrow \sim 0.1 \frac{\text{Watt}}{\text{Gbps}}$$

Although the ZBT concept is used,  
due to the high clock frequency  
and the unavoidable bus  
turnaround overhead (multiple  
drivers on the same wire, each  
using its own clock  
(source-synchronous  
timing)), 1 to 2 clock  
cycles (= 2 to 4 word burst)  
are lost on every  
read-to-write  
transition.

## DRAM Basics: Row Address, Column Address, Precharge



Multiple accesses within same row are faster:



## Fast DRAM Example (2001)

Micron MT46 V2 M32

### DDR SDRAM

#### (Synchronous DRAM)


- 32-bit (shared DQ) databus, DDR timing →  
→ 2 words × 32 bits each per clock cycle  
peak databus throughput

- 200 MHz max. clock frequency
- $64 \text{ Mbits} = \underline{2 \text{ M}} \times \underline{32 \text{ bits}} =$   
 $= 512 \text{ K} \times 32 \text{ b} \times \underline{4 \text{ Banks}}$

- ≈ 1 Watt at peak access rate,  
using one bank only, 2.5 Volt.  
(No number given for multibank op.)

- Row Address-to-Column Address: .....  $t_{RCD} \geq 20 \text{ ns}$  (@200MHz: 4~)
- Column Address-to-Read Data (CAS latency): ...  $t_L \geq 15 \text{ ns}$  (@200MHz: 3~)
- Write Recovery Time (write data-to-precharge): ...  $t_{WR} \geq \dots$  2~
- Precharge Time: .....  $t_{RP} \geq 20 \text{ ns}$  (@200MHz: 4~)
- Cycle Time (same bank): .....  $t_{RC} \geq 60 \text{ ns}$  (@200MHz: 12~)
- Bank-to-Bank Activation (other bank Row-toRow):  $t_{RRD}$  ..... 2~
- Read-to-Write bus turn-around lost cycles: ..... 3~
- Write-to-Read same bank lost cycles (write recovery time): ..... 2~
- Write-to-Read other bank lost cycles: .....  $\emptyset$ ~

## Single-Bank Read Access




$\text{ACT}$  = Activate  
 $\text{Ba}$  = Bank #A  
 $\text{Ra}$  = Row # Ra  
 Address

$\text{RD}$  = Read (the predefined burst size)  
 $\text{Ba}$  = from the active Row within Bank #A  
 $\text{Ca}$  = at Column Address #Ca

$D_{i,j}$  =  $i^{th}$  word  
 of burst  
 from  
 $\text{Ba}, \text{Ra}, \text{Ca}$

## Single-Bank Write Access




**ACT** = Activate  
**BA** = Bank #A  
**RA** = Row Address Ra

**WR** = Write (the predefined burst size)  
**BA** = into the active Row of Bank #A  
**Ca** = at Column Address Ca

*D<sub>a<sub>i</sub></sub>* = i<sup>th</sup> word of burst destined to BA, RA, Ca

## Multiple Accesses to Different Columns in the same Row of a Bank




All transactions shown are to the same bank #a, and to the same activated row Ra in that bank.

The transactions shown are:

- Read from column Ca  $\rightarrow a_1, a_2$
- Read from column Cb  $\rightarrow b_1, b_2$
- Write c1, c2 at column Cc
- Write d1, d2 at column Cd
- Read from column Ce  $\rightarrow e_1, e_2$

## Multi-Bank Operation: Memory Interleaving



- burst length set to 8; each successive READ command interrupts the preceding burst, resulting in net bursts of 6.