
Queue and Flow Control Architectures for Interconnection Switches


- 1. Basic Concepts and Queueing Architectures
- 2. High-Throughput Multi-Queue Memories
- 3. Crossbars, Scheduling, & Combination Queueing
- 4. Flow and Congestion Control in Switching Fabrics


Manolis Katevenis


FORTH and Univ. of Crete, Greece


http://archvlsi.ics.forth.gr/~kateveni/534




































































Summary of Queueing Architectures – N×N switch							
Archi- tecture	per-mem thruput	num.of mem's	tot.mem thruput	mem.sp utilizatn	Perfor- mance	Com- plexity	Con- clusions
Shared Buffer	2·N	1	2·N	best	best	multiple queues	best if feasible
Output Q'ing	N+1	Ν	№+N	medium	best	simple	refer'nc only
Crosspt Q'ing	2	N ²	2·№	worst	best	simple	simple scalable
Inp.Q singleQ	2	Ν	2·N	medium	worst	simple	simple, poor perf
Inp.Q multiQ	2	Ν	2·N	medium	medium	multiQ's, schedul'r	
Variants (later)	2 to 4	2·N++	4·N to 8·N++	medium	very good	multiQ's, schedul'r	•
M. Katevenis, FORTH and U.Crete, Greece 20							