

4.3 Virtual Output Queue (VOQ) Input Q'ing and the Crossbar Scheduling Problem

- Crossbar Switch with one Buffer Memory per Input Line
- Throughput per Buffer Memory = 1 (incoming) + 1 (outgoing)
- Multiple (one per output) Queues per Buffer Memory:
 - "Virtual Output Queues VOQ"
 - N queues per input, N^2 queues total, for $N \times N$ switch
- Crossbar Scheduling, per cell-time:
 - pairings ("marriages") between inputs and outputs each input specifies a subset of the outputs that it accepts to be married to
 - interdependent decisions difficult problem!




CS-534, Copyright Univ. of Crete

Crossbar Scheduling: Parallel Itarative Matching (PIM)



<u>Request Phase:</u> All inputs send their requests in parallel



Grant Phase:

Each output, *independently,* grants to one of the requests that it received

Accept Phase:

3


Each input accepts one of the grants that it received

First Iteration

CS-534, Copyright Univ. of Crete

В


 $^{\prime}$ C



Request Phase:

Unmatched inputs (received no grant) resend their requests Grant Phase: Unmatched outputs (rcv'd no accept) grant to one of the received requests

B




Accept Phase:

Unmatched inputs accept one of the received grants


Second *Iteration*

• Original PIM proposal: outputs grant randomly among requesting inputs, inputs accept randomly among granting outputs




Maximal Matching


Cannot add any new connection without breaking some already made connection(s)



Maximum Matching

Maximum possible number of connections for the given request pattern






iSlip: Most Popular, Practical Crossbar Scheduler

- Practical variation of PIM
- Widely used in commercial switch products
- Nick McKeown: "The iSLIP Scheduling Algorithm for Input-Queued Switches", IEEE/ACM Tr. on Networking, April 1999
- Performance properties:
 - performs well under uniform and heavy load, when most VOQ's are non-empty and matching almost "rotate" among inputs & outputs
 - adds delay under medium loads, until most VOQ's become non-empty
 - does not perform very well under *"unbalanced"* traffic (each input preferentially sends to one or a few "favored" output(s) of itself)

- · if we were granting round robin after the previous grant, without regard as to whether the grant was accepted or not, then the grant pointers way get synchronized in a "bad way" and stay that way for a long time, resulting in very poor perf.
- · portorm well even with a single iteration !

(versus 2 to 4 iterations of PIM) <u>reason</u>: under heavy load, with Nall inputs requesting ~ all outputs, pointers get and stay de-synchronized and schuduler degenerates into time-division multiplexing =) can reach even 100% throughput under uniform load



- . more iterations improve the delay
- . has good fairness properties
- · is relatively easy to implement








Fig. 21. Interconnection of 2N arbitrs to implement *i*SLIP for an $N \times N$ switch.


robability an input 50% 80% 40% 60% 30/ Fo/ 90% 1e+03 remains ungranted $=\left(\frac{N-1}{N}\right)^{N}$ for NXN switch Parallel Herafire K FIFO Matching - <u>PIM-1</u> with a single iteration Round-Robin o...... PIM 1 Granting to next a flar previous grant (whether +---+ RRM × × SLIP 1- = \$ 63% 100accepted or not) Avg Cell Latency (Cells) iSlip with one (1) iteration: 10-Single-Queue-per in put Imput Queueing Growt to the 16x16 switch Simulations grant that was accepted i.i.d. Bernoulli arrivals 1 (non - bursty) uniformly destined 0.1 50 60 70 Offered Load (%) 90 30 80 99 21 40











CS-534, Copyright Univ. of Crete

- · Cell Arrivals increment Qij
- When Qij≥1 ⇒ a Request Rij is issued
- · Requests issued decrement Qij (pending decision on cell transfer)
- . When Pending Decision is resolved:
 - · Successful Grants leave Qij as is (already decremented)
 - · Failed Grants re-increment Qij (restore unaccepted request)

Assumption for this scheme to work: fixed-size cells => requests for cells and actual cell transfers are interchangeable

with each other: if the "first" request, on behalf of the "first" cell in the queue is not granted, then the "second" request (issued on behalf of the "second" cell) will result in transferring the "first" cell, if granted.

Ref:

Oki, Rojas-Cessa, Chao: "A Pipeline Based Approach for Maximal-Sized Matching scheduling in Input-Buffered Switches" IEEE Communications Letters, June 2001 - http://acts.poly.edu/vchao/publications.html