

3.1 The need for multiple queues within a same buffer memory: Multi-Queue Data Strucutres


- Buffers memories for time switching: what data structures?
- Single queue feeding multiple destinations/classes
 ⇒ Head-of-Line (HOL) Blocking ⇒ poor performance
- Multiple Queues in one buffer:
 - Partitioned Space (underutilized) \Rightarrow circular queues
 - Shared Space (efficient) \Rightarrow linked-list queues


CS-534, Copyright Univ. of Crete


1





























Assumptions: "off-chip" means	E	Hd	TL	NxtPtr	Latany (clock) (cycles)	Thruput (<u>op's</u>)	Latency (clect) (cycles)	Thrupit (op's)
ang/deg controller FSM			single, thip me		4.5	1 4 = 5	5	1 5 or 4
on separate chips "on-chip" means all together	1-port on-chip	off.	single, chip m	1-port nemors	4	1/4	5	1/4
1 memacc./cycle/port off-chip dependent	s-tort on-chip		off-chip wide	1-port off-chij	3*	1/3	5	1/3
accesse's (read, then use data as mext address) Cost one	1-Port on-chip	J-port off- chilt	1-port off- chip	1-port off-chir	3*	1/2	5	1/2
extra cycle of latency between them	1-port Ou-chip	1-port DM-chil	J-Port ON-chi		2*	1/2	3	1/2
Note: * enqueue latency	2-port on-chip	2-port on-chip	2. port on-chip	s-part off- chip	2*	1	3	1
may increase when mixing enqueue	and de	queue c	operatio	ins in the	same	Pipelin	e.	
	CS	8-534, Co	pyright L	Iniv. of Crete				13

