

## 2.3 High-Throughput Memories for Time-Switching Shared Buffers


- Time-Switching applied to Packet Switching:
  - multiplex all incoming traffic onto a high-throughput internal shared path that leads into a shared buffer
  - read from the shared buffer and demux onto output ports
- High-Throughput Memories  $\Rightarrow$  Wide memories
  - how to best combine mux/demux and wide memory?
  - “pipelined memory”
  - interleaved memories & hidden crossbars

CS-534, Copyright Univ. of Crete

1

### Time-Multiplexing the Switch Ports on a Wide-Memory Port:



(this figure assumes that incoming packets are synchronized with each other and with the memory port “frame”; in reality, “double buffering” is needed at the serial-to-parallel conversion points).




minimum in $\rightarrow$ out delay (even upon idle output)  $\geq$  serial-parallel conversion = memory-port frame duration


CS-534, Copyright Univ. of Crete

2







5




6




All Switches need a Crossbar somewhere inside them....

Crosspoint Queueing:




Output Queueing:




if the memory clock can be run faster than the line clock


or:



Input Queueing:



Shared Buffer:



how can a packet/segment/word go this way?

How does "wide" (high-throughput) memory work?

CS-534, Copyright Univ. of Crete 9