2.3 High-Throughput Memories for Time-Switching Shared Buffers

- Time-Switching applied to Packet Switching:
  - multiplex all incoming traffic onto a high-throughput internal shared path that leads into a *shared buffer*
  - read from the shared buffer and demux onto output ports
- High-Throughput Memories ⇒ Wide memories
  - how to best combine mux/demux and wide memory?
  - "pipelined memory"
  - interleaved memories & hidden crossbars




in0
w
in1
w
input
latches
output
latches
cut-through paths
w
cut-through
crossbar
out0
out1
4w
Wide-Memory Buffer
3


2x2 Shared-Buffer Switch using Pipelined Memor
in0
in1
w
input
latches
output
latches
out0
out1
M0
M1
M2
M3
Address
FORTH, Crete Greece (1994): USA Patent number 5,774,653 of 30 June 1998
Katevenis, Vatsolaki, Efthymiou: ACM SIGCOMM Conf., Sep. 1995. pp.39-48
http://archvlsi.ics.forth.gr/sw_arch/pipeMem.html
4


in0
hdr det.
ldEn
in1
hdr det.
incoming link control
linkID
dec
write
wAddr
arbitr.
rAddr
read
linkID
dec
outgoing link control
Din
WrEn
Addr
RdEn
Dout
M0
M1
out0
out1
5


Incoming Link Latches & Multiplexors
8x90 = 720 µ
205 µ
150 µ
66 µ
312 µ = 16 bits x 19.5 µ
Bit-Line Drivers
Decoder
16 Pipelined Stages
256 words x 256 bits
total
Sense Amplifiers
5616µ = 256 bits x 19.5 µ + 16 clock buffers x 39 µ
7355 µ
150 µ
8x83 = 664 µ
Outgoing Link Drivers
6132 µ
64 Kbit
Pipelined Memory
Shared Buffer
for an 8x8 Switch
1-micron
full-custom CMOS
Link throughput:
1.6 Gb/s (typical),
1.0 Gb/s (worst case)
ICS-FORTH,
Crete, Greece,
1995
6



High-Throughput Buffers: Interleaved Memories



- How to layout the packets so as to avoid bank conflicts?
- Is the memory so wide (number of banks so large) that some packets do not extend across all banks?


All Switches need a Crossbar somewhere inside them....
Crosspoint Queueing:
Output Queueing:
if the memory clock can be run faster than the line clock
or:
(?)
(?)
Input Queueing:
Shared Buffer:
how can a packet/segment/word go this way?
How does "wide" (high-throughput) memory work?
?
?
?
CS-534, Copyright Univ. of Crete
9