


## 2.2 Circuit Switching, Time-Division Multiplexing (TDM), Time Switching, Cut-through

- Circuit Switching versus Packet Switching
- Digital Telephony, Time-Division Multiplexing (TDM)
- Time Switching, Time-Slot Interchange (TSI)
- Switching and Computers: 1st and 2nd Generations
- Cut-through


## Circuit Switching



- Data are transmitted inside fixed, periodic frames; each circuit (connection) is allocated a fixed subset of the time-slots in each frame; connectionID and routing information is provided implicitly by the time-slotID in which a datum is transmitted.
- The transmission capacity of a link is partitioned into a fixed number of circuits, each of them having a fixed rate; unused capacity in one circuit cannot be used by other circuits.
- Advantage: simple.
- Disadvantage: wasteful in transmission capacity, especially when actual rate of connections varies widely with time.

## Multiplexing - Demultiplexing

*at fixed aggregate capacity (circuit-switching style)*




- Examples:
- circuit switching: frames & time-slots
  - wide (bit-parallel) buses inside switch elements

Minimal buffering requirements:

one time-slot-worth of data per mux'ed/demux'ed link

## Partitioned versus Shared Link Capacity




### *Resource Partitioning leads to Underutilization:*

In a link carrying multiplexed traffic of fixed aggregate capacity type, the flows in one partition may lack capacity, while other partitions may have excess capacity.

This is the disadvantage of circuit switching.


# Packet Switching



- Non-periodic multiplexing of packets, on a demand basis; each packet carries its own source and destination (connection) ID, and can be stored and forwarded at any later time.
- The transmission capacity of a link is shared among all flows (connections) that pass through it, on a demand basis; any capacity that is not used by one flow can be used by another.
- Advantage: no waste of transmission capacity.
- Challenges:
  - dynamic control (per packet), rather than static (at conn. set-up);
  - unpredictability of traffic, leading to contention for resources.

# Packet Switching: Statistical Multiplexing


$$C_1 + \dots + C_n = C_M > C_m$$




# Digital Telephony

telephone quality voice  $\lesssim 3.5 \text{ kHz} \Rightarrow \approx 8000 \frac{\text{samples}}{\text{second}}$

$8000 \text{ samples/s} \times 8 \text{ bits/sample} = 64,000 \text{ bits/s} \dots$  one digital telephony circuit



# Time-Division Switching




Time-Slot Interchange (TSI)




### Time-Division Switching:

When each external link carries a single connection, the time-slot interchange can be merged with the multiplexor (or with...



(could also use TDM at bit granularity, with the connection table running at 8 times higher clock rate)


Time-Division Switching with external links carrying a single connection each:  
 Alternatively, the time-slot interchange can be merged with the demultiplexer



Note: for <sup>(time)</sup> switching to be possible, it is essential to have a single, shared line going from all inputs to all outputs. Every single quantum of information goes through that single common line. The throughput of that line =  $\sum \text{inp. thru.} = \sum \text{out. thru.}$ . In this case,  $f_{\text{fastclock}} = n \cdot f_{\text{slowclock}}$  ( $n = \# \text{ ext. lines}$ ).

Time-Division Switching: more complex case:  
multiple connections per external line

- Mux and Demux need less buffer memory than full frame
- Internal TSI needed with 1 full frame of buf. memory
- Internal TSI cannot be merged w. mux or demux
- Worst-case delay = 1 frame time, again.




A1, A3, B1, B3  
are favorably  
arranged (they  
arrive on correct  
time slot);

however, not so for A0, A2, B0, B2, because A0, B0  
arrive on same link  $\Rightarrow$  cannot be placed both in correct timeslot.

Discussion: Can I freely rearrange positions of connections  
inside in. & output frames?


## Byte-by-Byte Time Switching: Throughput Limit?



Assume 300 MHz 2-port SRAM  
 $\Rightarrow$  Peak Throughput =  $300 \frac{\text{MBytes}}{\text{s}} =$   
 $= 2.4 \text{ Gbits/s} = 37,500 \times 64 \text{ Kb/s}$

(if making an 8x8 switch  $\Rightarrow$  each link up to 300 Mb/s ... quite low @ today's standards)

## Can we Increase Throughput by Widening the TSI Memory?




What is the Multiplexing Quantum???

- 16 Bytes belonging to a same 64 Kbps channel?:
  - $\rightarrow$  must wait 16 frames =  $16 \times 125 \mu\text{s} = 2 \text{ ms}$  to collect all these bytes!
  - $\rightarrow$  buffer size for collection =  $2 \text{ ms} \times 38.4 \text{ Gb/s} = 76.8 \text{ Mbits}$
- 16 Bytes belonging to 16 "adjacent" 64 Kbps channels?:
  - $\rightarrow$  must switch all 16 channels together:  
where one of them goes, all 16 of them must go!

## Time Division Switching: From Circuit Switching to Packet Switching


...from statically, off-line scheduled, fixed-throughput/channel to dynamically, demand-driven, on-line scheduled, variable-throughput/channel




### Issues:



- Granularity of transfers In→Mem, Mem→Out (multiplexing quantum):  
 fine grain... (narrow word/block):
  - ⊕ small buffers in I/O
  - ⊖ narrow mem ⇒ small throughput
  - ⊕ small packets OK!
  - ⊖ access rate/bus turn-around bound
- Control structure & operation:
  - where to store the words or blocks of each packet? Contiguous? scattered?
  - can I mix multiple packets in one block?
  - where to store the packets going to a certain output link? (or from a certain input link?) (or of a same QoS class?)

## "First Generation" Switches



## "Second Generation" Switches






**Store-and-Forward**

**versus**

**Cut-Through**



Cut-through reduces delay.

Hiccup-less cut-through requires:

- hiccup-less incoming packets
- controlled rate difference between input and output