


2.1 Buffer Memory Technology

- Memory Blocks On-Chip
 - On-chip SRAM area, access rate, power consumption
- Power Consumption for chip-to-chip communication
- Memory Chips (commercially available)
 - Chip periphery interface: communication standards to memory chips and their off-chip throughput
 - DRAM chips, internal banks, Bank Interleaving



On-Chip SRAM


Memory blocks inherently provide, on-chip, very high throughputs, owing to their inherent parallelism: an entire row is accessed at once. This high throughput is available on-chip, due to the feasibility of very wide datapaths, running at high clock rates.

(Very wide x very large memories are made of several smaller memory blocks, to reduce capacitive loading on word lines and bit lines)



Example layout: 16 Kbit = 2k x 8





On-Chip SRAM Buffer Example (i): 40-Byte wide

- Width = 1 min-size IP packet =
= 40 Bytes = 320 bits = 5 blocks × 64 bits/block
- One-port, 2048 packets × 40 B = 80 KB = 640 Kb
- 0.18- μ m CMOS
- Area: 5 banks × 128 Kb/bank × 7.5 mm²/Mb =
= 0.64 Mb × 7.5 mm²/Mb = **4.8 mm²**
- Throughput: 320 bits × 200 Macc/s = **64 Gb/s**
- Power Consumption:
5 banks × 0.7 mW/MHz × 200 MHz = **0.7 W**

On-Chip SRAM Buffer Example (ii): 256-Byte wide

- Width \approx 1 average-size IP packet =
= 256 Bytes = 2048 bits = 32 blocks \times 64 b/bl
- Two-port, 1024 packets \times 256 B = 256 KB = 2 Mb
- 0.18- μ m CMOS
- Area: 32 \times 64 Kb \times 15 mm²/Mb = 2 M \times 15 = **30 mm²**
- Throughput: 2 ports \times 2048 b/port \times 260 MHz \approx
 \approx **1 Tb/s** (!) (500 Gb/s writes + 500 Gb/s reads)
- Power Consumption:
32 banks \times 2 ports \times 0.25 mW/MHz \times 260 MHz = **4.2 W**
- Conclusion: “no problem” on-chip, except for small packets

CS-534, Copyright Univ. of Crete

7

Power Consumption to Throughput Ratio (1 of 2)

- (1) On-Chip Buffer Memories:
- 0.18- μ m CMOS:
 - 1-port, \times 16: \approx 0.15 mW/MHz = 0.15 mW / 16 Mbps = 9.4 mW/Gbps
 - 1-port, \times 32: \approx 0.25 mW/MHz = 0.25 mW / 32 Mbps = 7.8 mW/Gbps
 - 1-port, \times 64: \approx 0.40 mW/MHz = 0.40 mW / 64 Mbps = 6.2 mW/Gbps
- Conclusion: 5 to 10 mW / Gbps on-chip buffer memories
- (2-port memories seem to offer lower consumption/Gbps)

CS-534, Copyright Univ. of Crete

8

Power Consumption to Throughput Ratio (2 of 2)



- (1) Chip-I/O Pin Power Consumption:
- both directions of a high-speed serial off-chip transceiver (without equalization, which consumes considerably)
- 0.18- μm CMOS: 25 to 40 mW / Gbps chip-to-chip comm
- 0.11- μm CMOS: \approx 15 to 25 mW / Gbps
- copper cable power consumption is very small, compared
- \Rightarrow Chip-to-chip communication costs much more than buffering
- Total chip power limit (few tens of Watts) limits throughput!

CS-534, Copyright Univ. of Crete



9

Off-Chip Memory - or other networking/I/O chips:
How to Increase Chip-to-Chip Communication Throughput?

Old SRAM Read ("flow through"):



(1) Pipelined Reads
(Synchronous, Registered Interface)



CS-534, Copyright Univ. of Crete

10

...Further increasing the data pin throughput of chip-to-chip communication:

(2) DDR (Double Data Rate) Timing

Traditional Synchronous Intf:

Transmit and receive with a positive-edge-triggered register

DDR Interface:

Transmit with: two registers:
 • one positive-edge-tr. register
 • one negative-edge-tr. register

CS-534, Copyright Univ. of Crete 11

... further increasing the datapin throughput of chip-to-chip communication...

(3) Source-Synchronous Data Clocking

when the clock frequency rises, the chip-to-chip (speed-of-light) delay becomes non-negligible wrt. pulse width

Synchronization - clock domain crossing

ck3 is a delayed version of ck1, i.e. has (exactly) the same frequency, but its delay (phase shift) may vary (slowly) with time...

CS-534, Copyright Univ. of Crete 12

SRAM Data I/O Paths:

Separate D(in) and Q(out) Paths:

time-mux'ed write & read addresses

⊖: data path underutilization when imbalanced ($\neq 50\% - 50\%$) read/write transactions

Shared "DQ" Data Bus:

all addresses

⊖: bus turn-around overhead: data bus underutilization when frequently switching between read & write transactions

Versus

CS-534, Copyright Univ. of Crete 13

modern SRAM chip technology w. separate D(in) & Q(out) paths:

"QDR" (Quad Data Rate) SRAM

Other Version:
 "burst-of-4":
 • addr. path is plain (NOT DDR)
 • each addr. refers to 4 data words.

CS-534, Copyright Univ. of Crete 14

Example QDR SRAM (2001) Micron's MT54V512 #18

9 Mbits = $512 \text{ k} \times 18 \text{ bits}$
 Clock freq. up to 167 MHz
 $T \geq 6 \text{ ns}$ pulse, bit width $\geq 3 \text{ ns}$

peak write throughput = $167 \text{ MHz} \times 2 \times 18 \text{ bits} = 6 \text{ Gb/s /chip}$
 peak read throughput = $167 \text{ MHz} \times 2 \times 18 \text{ bits} = 6 \text{ Gb/s /chip}$
 Peak total throughput, when fully balanced 50-50 reads/writes } = $6 + 6 = 12 \text{ Gb/s /chip}$

2.5 Volt power supply; Power consumption $\approx 1 \text{ Watt @ 167 MHz}$
 \rightarrow power per throughput = $\frac{1 \text{ W}}{12 \text{ Gbps}} \approx 0.08 \frac{\text{Watt}}{\text{Gbps}}$

CS-534, Copyright Univ. of Crete 15

Shared "DQ" Data Bus Timing:

Naive Timing:

Underutilization on every read-to-write transition

"ZBT" (Zero Bus Turn-around) Timing:

D1 has not yet been written at M[A1] when reading from M[A2] starts...
 ... need to bypass mem. when $A2=A1$

CS-534, Copyright Univ. of Crete 16

Example Shared Bus SRAM at the top current performance (2001):
 Micron's MT57V256436 **DDR SRAM**

9 Mbits = $256K \times 36$ bits
 Clock frequ. up to 300 MHz (!)
 $T \geq 3.3$ ns, bit pulse width ≥ 1.6 ns
 Burst-of-4 accesses only
 (one address every 2 clock cycles)
 Peak Throughput = $300 \text{ MHz} \times 2 \times 36 \text{ b} = 21.6 \text{ Gb/s}$
 Throughput with alternating read/writes } = $\frac{2}{3} \times \text{peak} = 14.4 \frac{\text{Gbps}}{\text{chip}}$
 2.5 Volts Power Supply; Consumption = 1.6 W
 $\Rightarrow \sim 0.1 \frac{\text{Watt}}{\text{Gbps}}$

Although the ZBT concept is used, due to the high clock frequency and the unavoidable bus turn-around overhead (multiple drivers on the same wire, each using its own clock (source-synchronous timing)), 1 to 2 clock cycles (= 2 to 4 word burst) are lost on every read-to-write transition.

CS-534, Copyright Univ. of Crete 17

DRAM Basics: Row Address, Column Address, Precharge

The diagram illustrates the internal structure of a DRAM array. A Row Address Decoder selects a row, which is connected to Sense Amplifiers. A Column Address Decoder selects a column, which is connected to the Sense Amplifiers. The data is then sent to the I/O bus.

Timing diagrams show the sequence of operations: Row Address (RA), Column Address (CA), and Row Address (RA'). The Row Access Time is the time from the start of the Row Address to the start of the Column Access. The Column Access Time is the time from the start of the Column Address to the start of the Precharge. The Precharge time is the time from the start of the Precharge to the start of the next Row Address. The Cycle Time is the total time from the start of the Row Address to the start of the next Row Address.

Multiple accesses within same row are faster:

Addr: RA CA1 CA2 CA3
 Data: D1 D2 D3

CS-534, Copyright Univ. of Crete 18

Fast DRAM Example (2001)
 Micron MT46 V2 M32
DDR SDRAM
 (Synchronous DRAM)

- 200 MHz max. clock frequency
- 64 Mbits = $2\text{M} \times 32\text{ bits} = 512\text{k} \times 32\text{b} \times 4\text{ Banks}$
- $\approx 1\text{ Watt}$ at peak access rate, using one bank only, 2.5 Volt. (No number given for multibank op.)
- 32-bit (shared DQ) databus, DDR timing \Rightarrow 2 words \times 32 bits each per clock cycle peak databus throughput
- Row Address-to-Column Address: $t_{\text{RCD}} \geq 20\text{ns}$ (@200MHz: 4 \sim)
- Column Address-to-Read Data (CAS latency): $CL \geq 15\text{ns}$ (@200MHz: 3 \sim)
- Write Recovery Time (write data-to-precharge): $t_{\text{WR}} \geq 2\sim$
- Precharge Time: $t_{\text{RP}} \geq 20\text{ns}$ (@200MHz: 4 \sim)
- Cycle Time (same bank): $t_{\text{RC}} \geq 60\text{ns}$ (@200MHz: 12 \sim)
- Bank-to-Bank Activation (other bank Row-to-Row): $t_{\text{RRD}} 2\sim$
- Read-to-Write bus turn-around lost cycles: 3 \sim
- Write-to-Read same bank lost cycles (write recovery time): 2 \sim
- Write-to-Read other bank lost cycles: $\emptyset\sim$

CS-534, Copyright Univ. of Crete 19

