

2.1 Buffer Memory Technology

- Memory Blocks On-Chip
 - On-chip SRAM area, access rate, power consumption
- Power Consumption for chip-to-chip communication
- Memory Chips (commercially available)
 - Chip periphery interface: communication standards to memory chips and their off-chip throughput
 - DRAM chips, internal banks, Bank Interleaving

CS-534, Copyright Univ. of Crete


1

On-Chip SRAM

Memory blocks inherently provide, on-chip, very high throughputs, owing to their inherent parallelism: an entire row is accessed at once.

This high throughput is available on-chip, due to the feasibility of very wide datapaths, running at high clock rates.



(Very wide or very large memories are made of several smaller memory blocks, to reduce capacitive loading on word lines and bit lines)





Example layout: $16 \text{ Kbit} = 2 \text{ K} \times 8$

CS-534, Copyright Univ. of Crete

2





On-Chip SRAM Buffer Example (ii): 256-Byte wide

- Width \approx 1 average-size IP packet =
 $= 256 \text{ Bytes} = 2048 \text{ bits} = 32 \text{ blocks} \times 64 \text{ b/bl}$
- Two-port, $1024 \text{ packets} \times 256 \text{ B} = 256 \text{ KB} = 2 \text{ Mb}$
- $0.18\text{-}\mu\text{m}$ CMOS
- Area: $32 \times 64 \text{ Kb} \times 15 \text{ mm}^2/\text{Mb} = 2 \text{ M} \times 15 = \mathbf{30 \text{ mm}^2}$
- Throughput: $2 \text{ ports} \times 2048 \text{ b/port} \times 260 \text{ MHz} \approx$
 $\approx \mathbf{1 \text{ Tb/s}} (!) \text{ (500 Gb/s writes + 500 Gb/s reads)}$
- Power Consumption:
 $32 \text{ banks} \times 2 \text{ ports} \times 0.25 \text{ mW/MHz} \times 260 \text{ MHz} = \mathbf{4.2 \text{ W}}$
- Conclusion: “no problem” on-chip, except for small packets

CS-534, Copyright Univ. of Crete

7

Power Consumption to Throughput Ratio (1 of 2)

- (1) On-Chip Buffer Memories:
- $0.18\text{-}\mu\text{m}$ CMOS:
 - 1-port, $\times 16$: $\approx 0.15 \text{ mW/MHz} = 0.15 \text{ mW} / 16 \text{ Mbps} = 9.4 \text{ mW/Gbps}$
 - 1-port, $\times 32$: $\approx 0.25 \text{ mW/MHz} = 0.25 \text{ mW} / 32 \text{ Mbps} = 7.8 \text{ mW/Gbps}$
 - 1-port, $\times 64$: $\approx 0.40 \text{ mW/MHz} = 0.40 \text{ mW} / 64 \text{ Mbps} = 6.2 \text{ mW/Gbps}$
- Conclusion: 5 to 10 mW / Gbps on-chip buffer memories
- (2-port memories seem to offer lower consumption/Gbps)

CS-534, Copyright Univ. of Crete

8

Power Consumption to Throughput Ratio (2 of 2)




- (1) Chip-I/O Pin Power Consumption:
- both directions of a high-speed serial off-chip transceiver (without equalization, which consumes considerably)
- 0.18- μ m CMOS: 25 to 40 mW / Gbps chip-to-chip comm
- 0.11- μ m CMOS: \approx 15 to 25 mW / Gbps
- copper cable power consumption is very small, compared
⇒ Chip-to-chip communication costs much more than buffering
- Total chip power limit (few tens of Watts) limits throughput!

CS-534, Copyright Univ. of Crete

9

Off-Chip Memory - or other networking/I/O chips:
How to Increase Chip-to-Chip Communication Throughput?

Old SRAM Read ("flow through"): (1) Pipelined Reads
(Synchronous, Registered Interface)




CS-534, Copyright Univ. of Crete

10

...Further increasing the data pin throughput part of chip-to-chip communication:


(2) DDR (Double Data Rate) Timing

Traditional Synchronous Inf:



Transmit and receive with a positive-edge-triggered register

DDR Interface:




Transmit with: $d_1 \rightarrow d_2 \rightarrow$ data
 Receive with: two registers:
 • one positive-edge-tr. register
 • one negative-edge-tr. register



... further increasing the data pin throughput of chip-to-chip communication...

(3) Source-Synchronous Data Clocking

when the clock frequency rises, the chip-to-chip (speed-of-light) delay becomes non-negligible w.r.t. pulse width



ck3 is a delayed version of ck1, i.e. has (exactly) the same frequency, but its delay (phase shift) may vary (slowly) with time...



Example QDR SRAM (2001) Micron's MT54V512 H18

9 Mbits = $512 \text{ K} \times 18 \text{ bits}$
 Clock freq. up to 167 MHz
 $T \geq 6 \text{ ns}$ pulse/bit width $\geq 3 \text{ ns}$

peak write throughput = $167 \text{ MHz} \times 2 \times 18 \text{ bits} = 6 \text{ Gb/s /chip}$
 peak read throughput = $167 \text{ MHz} \times 2 \times 18 \text{ bits} = 6 \text{ Gb/s /chip}$
 Peak total throughput, when fully balanced 50-50 reads/writes = $6 + 6 = 12 \text{ Gb/s /chip}$

2.5 Volt power supply; Power consumption $\approx 1 \text{ Watt} @ 167 \text{ MHz}$

$\rightarrow \text{power per throughput} = \frac{1 \text{ W}}{12 \text{ Gbps}} \approx 0.08 \frac{\text{Watt}}{\text{Gbps}}$

CS-534, Copyright Univ. of Crete

15

Shared "DQ" Data Bus Timing:

Naive Timing:

Timing:

Underutilization on every read-to-write transition

D1 has not yet been written at M[A1] when reading from M[A2] starts...
 ...need to bypass mem. when A2=A1

CS-534, Copyright Univ. of Crete

16

Example Shared Bus SRAM at the top current performance (2001):

Micron's MT57 V256 H36 DDR SRAM

$9 \text{ Mbits} = 256 \text{ K} \times 36 \text{ bits}$

clock freq. up to 300 MHz (!) \Rightarrow Although the ZBT concept is used, due to the high clock frequency and the unavoidable bus turnaround overhead (multiple drivers on the same wire, each using its own clock (source-synchronous timing)), 1 to 2 clock cycles ($= 2 \text{ to } 4$ word burst) are lost on every read-to-write transition.

$T \geq 3.3 \text{ ns}$, bit pulse width $\geq 1.6 \text{ ns}$

Burst-of-4 accesses only
(one address every 2 clock cycles)

Peak Throughput = $300 \text{ MHz} \times 2 \times 36 \text{ b} = 21.6 \text{ Gb/s}$

Throughput with alternating read/writes $\left\{ \frac{2}{3} \times \text{peak} = 14.4 \frac{\text{Gbps}}{\text{chip}} \right.$

2.5 Volts Power Supply; Consumption = 1.6 W

$\Rightarrow \sim 0.1 \frac{\text{Watt}}{\text{Gb/s}}$

CS-534, Copyright Univ. of Crete 17

