























Timing & Synchronicity of Full & Empty Flags

- <u>Full</u> flag Synchronous to ck_{wr}
 - asserted as soon as a write operation fills the FIFO up (def.1 "full")
 - negated after a word is read from the FIFO and the synchronization delay elapses
- <u>Empty</u> flag Synchronous to ck_{rd}
 - asserted as soon as a read operation empties the FIFO
 - negated after a word is written into the FIFO and the synchronization delay elapses
- <u>Reference</u> on Synchronization and Elastic Buffers: W. Dally, J. Poulton: "Digital Systems Engineering", Cambridge University Press, 1998, ISBN 0-521-59292-5 (sections 10.2 and 10.3 –especially 10.3.4.2).

CS-534, Copyright Univ. of Crete

13

Sampling 1-hot pointers for synchronization purposes: 1-hot/2-hot versions

- A 1-hot encoded pointer is a multi-bit value.
- When sampling any such value with an asynchronous clock for synchronization purposes, there is always the possibility that some bits are sampled "before" and some "after" they transition.
- This may result in the sampled pointer containing 2 bits ON, or 1 bit ON, or no bit ON (2-hot, or 1-hot, or 0-hot).
- 2-hot is "OK": conservative!
- 1-hot is normal.
- <u>0-hot is bad</u>: empty/full is not asserted even when the FIFO is in one of these states → we have to <u>ensure</u> that 0-hot <u>never happens!</u>
- ⇒ Use a 1-hot/2-hot version of the pointer for synchronization purposes: make sure that the new "hot" bit is turned ON safely before the old "hot" bit is turned OFF (e.g. use appropriate OR function of master & slave flip-flops).

CS-534, Copyright Univ. of Crete

14