


Communicating Across Clock Domains

Why do we need it?

Even if we choose ck_s to be e.g. $ck_s \equiv ck_1$, we will still have $ck_s \neq ck_2$, $ck_s \neq ck_3$, $ck_s \neq ck_4$.


(For long links, the phase of the recovered clock, at the receiver, varies widely relative to the phase of the transmitter clock, at the other end).

(Switch outputs can often be synchronized to the switch core clock ck_s ; this reduces outgoing latency).




Interfacing Slightly Different
Clock Frequencies:

① Slow-to-Fast:
⇒ Insert Idle Symbols




... Insert Idle anywhere ...




... or Insert Idle only between cells.

Interfacing Slightly Different Clock Frequencies:

② Fast-to-Slow:
(α) \Rightarrow Remove Idle Symbols



and/or (β) \Rightarrow notify the transmitter, by feedback ("backpressure") to slow-down or wait, i.e. to insert more idle's (so that they can be removed) ...



Metastability,

Synchronization

Delay

Q: What happens if "in" changes at exactly the time when the active edge of ck2 comes?

A: "out" may get into "metastable" state (intermediate voltage) and stay in it for an undetermined duration t_{meta} .

Probability ($t_{meta} \geq \delta$) $\sim e^{-\frac{\text{flip-flop feedback loop delay}}{\delta}}$

$P(\text{failure}) \dots$ also \sim frequency of edges in "in" \times frequency of ck2

Solution: do NOT use "out" for a time δ on the order of tens or hundreds of FF feedback loop delays (synchronization failure frequency < 1 in e.g. 100 years...)


Was the Signal Sampled before or after its Change?

(A) Serial Signal Sampling: (Need $f_{\text{sampling}} > f_{\text{signal change}}$ in order to "see" all signal changes)

Asynchronous
Signal:


Sampling
Instants:

Samples:



Since the signal changes asynchronously to the sampling clock, the sampling point "?" could have been a little before or a little after the signal changes, yielding either 0 or 1. Hence, it does not matter if the FF metastability eventually yields 0 or 1 - all that matters is that it becomes a valid binary value, that all of its receivers interpret in the same way.

(B) Parallel Signal Sampling (Impossible w. asynchronous clock)




For multibit signals, asynchronous sampling is basically useless: there is no way to tell if the sampled word is a valid one (old or new) or an invalid word made by a random selection of bits from these two words. (Only possible solution: $f_{\text{sampling}} > 2 \times f_{\text{signal change}}$, then expect to see each word twice or more...)

010100 ← not a valid word ≠ previous word ≠ next word


"Elastic Buffer"

two-part SRAM with two asynchronous parts
The solution for communicating multi-bit information,
across clock domains, at high rate.




- synchronous write's \Rightarrow no metastability in flip-flops.
- only problem: how to make sure that read time is "safely" after write time for specific word, and not before or concurrently with write ... \Rightarrow no reads from Empty Buffer \Rightarrow no writes to Full Buffer

Reminder: Circular Array Implementation of FIFO Queue





- synchronizing multi-bit values (read/write pointers) is very hard
 - comparing asynchronous multi-bit values (pointers) is very hard
- ⇒ use "decoded pointer" state ...

"One-Hot" Pointer Encoding



Empty/Full FIFO Detection using One-Hot Pointer Encoding





asynchronous with either clock!


- After I read one word - which may cause the FIFO to become Empty - how soon can I read the next word?

$$\dots \text{read rate} \leq \frac{1 \text{ word}}{\text{synchronization delay}} \dots \text{often too low}$$

- After I write one word - which may cause the FIFO to become Full - how soon can I write the next word?

$$\dots \text{write rate} \leq \frac{1 \text{ word}}{\text{synchronization delay}}$$

Synchronized Empty/Full Generation for High-Throughput Operation:



Timing & Synchronicity of Full & Empty Flags

- **Full** flag – Synchronous to ck_{wr}
 - asserted as soon as a write operation fills the FIFO up (def.1 “full”)
 - negated after a word is read from the FIFO and the synchronization delay elapses
- **Empty** flag – Synchronous to ck_{rd}
 - asserted as soon as a read operation empties the FIFO
 - negated after a word is written into the FIFO and the synchronization delay elapses
- Reference on Synchronization and Elastic Buffers: *W. Dally, J. Poulton: "Digital Systems Engineering"*, Cambridge University Press, 1998, ISBN 0-521-59292-5 (sections 10.2 and 10.3 –especially 10.3.4.2).

Sampling 1-hot pointers for synchronization purposes: 1-hot/2-hot versions

- A 1-hot encoded pointer is a multi-bit value.
- When sampling any such value with an asynchronous clock for synchronization purposes, there is always the possibility that *some bits are sampled* “before” and some “after” they transition.
- This may result in the sampled pointer containing 2 bits ON, or 1 bit ON, or no bit ON (2-hot, or 1-hot, or 0-hot).
- 2-hot is “OK”: conservative!
- 1-hot is normal.
- 0-hot is bad: empty/full is not asserted even when the FIFO is in one of these states → we have to ensure that 0-hot never happens!
- ⇒ Use a 1-hot/2-hot version of the pointer for synchronization purposes: make sure that the new “hot” bit is turned ON safely before the old “hot” bit is turned OFF (e.g. use appropriate OR function of master & slave flip-flops).