Computer Architecture

0

Lecture 2: Metrics

lakovos Mavroidis

Computer Science Department University of Crete

Previous Lecture

CPU Evolution

□What is Computer Architecture?

П



Measurements and metrics : Performance, Cost, Dependability, Power

Guidelines and principles in the design of computers

Metrics Principles

Major Design Challenges

- Power
- CPU time
- Memory latency/bandwidth
- Storage latency/bandwidth
- Transactions per second
- Intercommunication
- Dependability



Everything Looks a Little Different

Power Consumption

Charge external capacitance

Discharge external capacitance



 $\frac{1}{2}$ E_d thermal energy on R_P $\frac{1}{2} E_{d}$ stored on C₁ (since $E_{CI} = \frac{1}{2} C_L V_{DD}^2$)

 $\bigcup_{\text{current}} C_{L} U_{DD}$

 $\frac{1}{2}$ E_{dynamic} stored on C_L becomes thermal energy on R_N

 $P_{dynamic} = \frac{1}{2} C_L V_{DD}^2$ frequency

$$Power_{dynamic} = \frac{1}{2} \times Capacitive \ load \times Voltage^2 \times frequency$$

 $Energy_{dynamic} = Capacitive \ load \times Voltage^2$
 $Power_{static} = Current_{static} \times Voltage$

- Power due to switching more transistors increases
- Static power due to leakage current increasing

Power and Energy

Energy to complete operation (Joules)

- Corresponds approximately to battery life
- (Battery energy capacity actually depends on rate of discharge)
- Peak power dissipation (Watts = Joules/second)
 - Affects packaging (power and ground pins, thermal design)
- di/dt, peak change in supply current (Amps/second)
 - Affects power supply noise (power and ground pins, decoupling capacitors)

Metrics Principles

Peak Power versus Lower Energy



System A has higher peak power, but lower total energy
 System B has lower peak power, but higher total energy

Measuring Reliability (Dependability)

Reliability equations

MTTF = Mean Time To Failure $FIT = Failures In Time (per billion hours) = \frac{10^9}{MTTE}$ MTTR = Mean Time to Repair (MTBF = MTTF + MTTR)Module availability = $\frac{MTTF}{MTTF + MTTR}$ *#components* $FIT_{system} = \sum_{i=1}^{n} FIT_i$ MTTF = 1,000,000 hours $\rightarrow FIT = ?$

Comparing design alternatives

Design X is n times faster than design Y



- Wall-clock time: time to complete a task
- CPU time: time CPU is busy
- Workload: Mixture of programs (including OS) on a system
- Kernels: Common, important functions in applications
- Microbenchmarks: Synthetic programs trying to:
 - Isolate components and measure performance
 - Imitate workloads of real world in a controlled setting

Benchmark Suites

Desktop (SPEC = Standard Performance Evaluation Corporation)

- SPECCPU (revised every few years)
- Real programs measuring processor-memory activity

Multi-core desktop/server

- SPECOMP, SPECMPI (scientific), SPECapc (graphics)
- Focus on parallelism, synchronization, communication

Client/Server

- SPECjbb, SPECjms, SPECjvm, SPECsfs, SPECmail, SPECrate, SPECWeb ...
- Measuring throughput (how many tasks per unit of time)
- Measuring latency (how quickly does client get response)

Embedded systems

- EEMBC, MiBench
- Measuring performance, throughput, latency

Summarizing performance

Arithmetic mean of wall-clock time

- Biased by long-running programs
- May rank designs in non-intuitive ways:
 - ▶ Machine A: Program $P_1 \rightarrow 1000$ secs., $P_2 \rightarrow 1$ secs.
 - ▶ Machine B: Program $P_1 \rightarrow 800$ secs., $P_2 \rightarrow 100$ secs.
 - What if machine runs P₂ most of the time?

Example

-	Computer A	Computer B	Computer C
Program P1 (secs)	1	10	20
Program P2 (secs)	1000	100	20
Total time (secs)	1001	110	40

Means

- Total time ignores program contribution to total workload
- Arithmetic mean biased by long programs

Summarizing performance (cont.)

Measuring against a reference computer

 $SPEC_{ratio_A} = \frac{Execution time_{reference}}{Execution time_A}$

$$n = \frac{SPEC_{ratio_A}}{SPEC_{ratio_B}} = \frac{\frac{Execution time_{reference}}{Execution time_A}}{\frac{Execution time_{reference}}{Execution time_B}} = \frac{Execution time_B}{Execution time_A} = \frac{Performance_A}{Performance_B}$$

Using ratios

 Ratios against reference machine are independent of running time of programs

Summarizing performance (cont.)





Used by SPEC98, SPEC92, SPEC95, ..., SPEC2006

Pros and cons of geometric means

Pros

- Consistent rankings, independent of program frequencies
- Not influenced by peculiarities of any single machine

Cons

- Geometric mean does not predict execution time
 - Sensitivity to benchmark vs. machine remains
 - Encourages machine tuning for specific benchmarks
 - Benchmarks can not be touched, but compilers can!
- Any "averaging" metric loses information

Qualitative principles of design

Taking advantage of parallelism

- Use pipelining to overlap instructions
- Use multiple execution units
- Use multiple cores
- Use multiple processors to increase throughput

Locality (Spatial and temporal locality)

- Programs reuse instructions and data
- 90-10 rule
 - 90% of execution time spent running 10% of instructions
- Programs access data in nearby addresses

Qualitative principles of design (cont.)

Make the common case fast

- Trade-off's in design (e.g. performance vs. power/area)
- Provide efficient design for the common case
- Amdahl's Law

Amdahl's Law



Amdahl's Law example

□New CPU 10X faster

□I/O bound server, so 60% time waiting for I/O

$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced})} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}$$
$$= \frac{1}{(1 - 0.4) + \frac{0.4}{10}} = \frac{1}{0.64} = 1.56$$

Apparently, its human nature to be attracted by 10X faster, vs. keeping in perspective its just 1.6X faster

CPU time

 $CPU \text{ time} = CPU \text{ clock cycles} \times Clock \text{ cycle time}$ $CPU \text{ time} = CPI \times cycle \text{ time}$ $CPI = \frac{CPU \text{ clock cycles}}{\text{instruction count}} \Rightarrow$ $CPU \text{ time} = \text{instruction count} \times CPI \times cycle \text{ time} \Rightarrow$ $CPU \text{ time} = \frac{\text{instructions}}{\text{program}} \times \frac{\text{clock cycles}}{\text{instructions}} \times \frac{\text{seconds}}{\text{clock cycles}}$

Cycles Per Instruction (Throughput)

"Average Cycles per Instruction"

CPI = (CPU Time * Clock Rate) / Instruction Count = Cycles / Instruction Count

CPU time = Cycle Time $\times \sum_{j=1}^{n} CPI_j \times I_j$

$$CPI = \sum_{j=1}^{n} CPI_j \times F_j$$
 where $F_j = \frac{I_j}{Instruction Count}$

"Instruction Frequency"

Metrics Principles **CPU Performance**

Example: Calculating CPI bottom up

Run benchmark and collect workload characterization (simulate, machine counters, or sampling)

Base Machine	(Reg /	Reg)			
Ор	Freq	CPI _i	F*CPI _i	(% Time)	
ALU	50%	1	.5	(33%)	
Load	20%	2	.4	(27%)	
Store	10%	2	.2	(13%)	
Branch	20%	2	.4	(27%)	
			1.5		
Typical Mix of					
instruction types					
in program					

Design guideline: Make the common case fast MIPS 1% rule: only consider adding an instruction if it is shown to add 1% performance improvement on reasonable benchmarks. CPU time = instruction count × CPI × cycle time

How can CA help?

- Technology has been providing faster clock speeds
 - Main performance factor for almost 20 years
 - Trend seems to reverse
 - Limitations due to power consumption, reliability
- Architecture can pack more computing power in same area
- Architecture can improve CPI
- Algorithms and compilers can reduce instruction count

Metrics Principles

Price/performance



What about maintenance and power?

Conclusion

Fallacies and pitfalls

- Ignoring Amdahl's law
- Reliability is as good as that of the most faulty component
- Cost of processor dominates system cost?
 - Currently, on servers and laptops storage dominates cost!
- Benchmarks remain valid for long
 - Workloads evolve (Internet, laptops, handheld computers, sensors, controllers, actuators, ...)
 - Tuning for depreciated benchmarks undesirable
- Reliability metrics ignoring lifetime of component
- Peak performance is expected performance
- Detecting but not correcting faults
 - Many components in the architecture non-critical for correct operation
 - Important to protect, check and duplicate critical components

Next Lecture : Pipelining

