

# HY425 Lecture 03: Exploiting Instruction-Level Parallelism in HW with Dynamic Scheduling

Dimitrios S. Nikolopoulos

University of Crete and FORTH-ICS

October 13, 2011

## Pipelining

### Performance equation

$$CPI_{\text{pipelined}} = CPI_{\text{ideal}} + Stalls_{\text{structural}} + Stalls_{\text{RAW}} \\ + Stalls_{\text{WAR}} + Stalls_{\text{WAW}} + Stalls_{\text{branch}}$$

### Instruction-level parallelism

- ▶ Pipelining overlaps instruction execution → ILP
- ▶ Hazards limit available ILP
- ▶ Will look into ways to increase available ILP in SW and HW

## Reminders

- ▶ Second homework out this week
- ▶ Midterm scheduled on Friday October 29, 09:15–11:00 in class (Rho Alpha 203).

## ILP

### Looking for instruction parallelism

- ▶ Sequences of (control- or data-) independent instructions
- ▶ Within boundaries of a basic block
  - ▶ Block of code with single entry, single exit point
  - ▶ Objectives
    - ▶ Resolve hazards via hardware or software
    - ▶ Reduce the impact of hazards
    - ▶ Overlap latency of slow instructions (e.g. FP)

## Looking for ILP


### Loops are important sources of parallelism

```
for (i=1; i<=1000; i=i+1;)
    x[i] = x[i] + s;
```

- ▶ Every iteration can execute independently of any other
- ▶ No dependencies **across iterations** (loop-carried)
- ▶ Dependencies OK to exist in the loop body for one iteration
  - ▶ Producer and consumer instructions are in the same iteration

## Pipelines with variable instruction latencies

### Loops in the EX stage



## Instructions with variable latency

### Instruction latency

- ▶ Number of **intervening cycles** between instruction producing a result and instruction consuming a result
- ▶ **One cycle less** than the depth of the EX stage
- ▶ 0 for integer ALU operations to all operations consuming result in the EX stage (**forwarding**)
- ▶ Stores **consume result earlier (ID)**, forwarding resolves in 0 cycles
- ▶ **1 for loads**, result consumed a cycle later (MEM stage)
- ▶  $N - 1$  for a floating point operation with  $N$  EX cycles

### Initiation interval

- ▶ Cycles between issuing two operations of the same type

## Pipelines with variable instruction latencies

### Hazards

- ▶ Execution units not fully pipelined (structural hazards)
- ▶ Instructions may need to write registers in the same cycle
  - ▶ increase write ports in register file, or stall instructions at ID
- ▶ WAW hazards now possible
  - ▶ fast operation may bypass slow operation
- ▶ Instructions may complete out of order
- ▶ Stalls and RAW hazards more frequent

## Hazards with variable instruction latencies

### 10-cycle EX MULD, 2-cycle EX ADDD, 40-cycle DIVD

Instruction	Clock Cycle Number																
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD	F6,34(R2)																
LD	F2,45(R3)	IF	ID	EX	MEM	WB											
MULD	F0,F2,F4		IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	MEM	WB
SUBD	F8,F6,F2			IF	ID	A1	A2	MEM	WB								
DIVD	F10,F0,F6				ID	stall	stall	stall	stall	stall	stall	stall	stall	stall	D1	D2	
ADDD	F6,F8,F2					IF	ID	A1	A2	MEM	WB						

- ▶ RAW hazard through F2,F0
- ▶ WAR hazard through F6
- ▶ What happens if first load misses in L1 cache and takes 6+ cycles?

## Hazards with variable instruction latencies (cont.)

### 10-cycle EX MULD, 2-cycle EX ADDD, 40-cycle DIVD

Instruction	Clock Cycle Number																
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD	F6,34(R2)																
LD	F2,45(R3)	IF	ID	EX	MEM	WB											
MULD	F0,F2,F4		IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	MEM	WB
SUBD	F8,F6,F2			IF	ID	A1	A2	MEM	WB								
DIVD	F10,F0,F6				IF	ID	stall	stall	stall	stall	stall	stall	stall	stall	D1	D2	
ADDD	F6,F8,F2					IF	ID	A1	A2	MEM	WB						

- ▶ Hazard detection logic at ID prevents instruction from executing op
- ▶ ID reveals registers and conflicts with prior instructions
- ▶ Forwarding harder with variable latency

## Loops are important sources of parallelism

```
for (i=1; i<=1000; i=i+1;)
    x[i] = x[i] + s;
```

Assume latencies

Producer	Consumer	Latency
FP ALU op	Another FP ALU op	3
FP ALU op	store double	2
Load double	FP ALU op	1
Load double	store double	0

## Naive implementation in MIPS-like assembly

	Clock cycle issued
Loop: LD F0, 0(R1)	1
stall	2
ADDD F4, F0, F2	3
stall	4
stall	5
SD F4, 0(R1)	6
SUBI R1, R1, 8	7
BNEZ R1, Loop	8
stall	9

- ▶ 9 cycles per loop iteration due to stalls

## Instruction scheduling and reordering

### Delayed branch, reordering of SUBI, SD

	Clock cycle issued
Loop: ID F0, 0(R1)	1
stall	2
ADD F4, F0, F2	3
SUBI R1, R1, 8	4
BNEZ R1, Loop	5
SD F4, 8(R1)	6

- ▶ Fill delay slot with SD
  - ▶ R1 has changed, so adjust offset
- ▶ Created enough **distance** between ADDD and SD to avoid 2-cycle stall
- ▶ **6 cycles** per loop iteration

## Instruction scheduling and reordering

### Delayed branch, reordering of SUBI, SD

	Clock cycle issued
Loop: ID F0, 0(R1)	1
stall	2
ADD F4, F0, F2	3
SUBI R1, R1, 8	4
BNEZ R1, Loop	5
SD F4, 8(R1)	6

- ▶ Fill delay slot with SD
  - ▶ R1 has changed, so adjust offset
- ▶ Created enough **distance** between ADDD and SD to avoid 2-cycle stall
- ▶ **6 cycles** per loop iteration

## Loop unrolling

### Unroll 3 iterations in example

	Clock cycle issued
Loop: LD F0, 0(R1)	1
ADD F4, F0, F2	3
SD F4, 0(R1)	6
LD F6, -8(R1)	7
ADD F8, F6, F2	9
SD F8, -8(R1)	12
LD F10, -16(R1)	13
ADD F12, F10, F2	15
SD F12, -16(R1)	18
LD F14, -24(R1)	19
ADD F16, F14, F2	21
SD F16, -24(R1)	24
SUBI R1, R1, 32	25
BNEZ R1, Loop	26
stall	27

- ▶ **Pros**
  - ▶ **Less branches**, reduced impact of branches
  - ▶ **27 cycles** for 4 iterations, 6.8 per iteration
- ▶ **Cons**
  - ▶ **Increases code size**
  - ▶ **Need more registers (2 per unrolled iteration)**

## Loop unrolling

### Unroll 3 with instruction scheduling

	Clock cycle issued
Loop: LD F0, 0(R1)	1
LD F6, -8(R1)	2
LD F10, -16(R1)	3
LD F14, -24(R1)	4
ADD F4, F0, F2	5
ADD F8, F6, F2	6
ADD F12, F10, F2	7
ADD F16, F14, F2	8
SD F4, 0(R1)	9
SD F8, -8(R1)	10
SD F12, -16(R1)	11
SUBI R1, R1, 32	12
BNEZ R1, Loop	13
SD F16, 8(R1)	14

- ▶ LDs moved up to eliminate LD-ADD 1-cycle stall
- ▶ ADDDs moved up to eliminate ADDD-SD 2-cycle stalls
- ▶ SD move down to fill branch delay slot
- ▶ **Need adjustment of SD indices**
- ▶ **14 cycles** for 4 iterations, or 3.5 cycles per iteration

## Dependencies

### Data dependencies

Instruction  $j$  is data-dependent on instruction  $i$  if:

- ▶ Instruction  $i$  precedes instruction  $j$  in program order
- ▶ Instruction  $i$  produces result used by instruction  $j$
- ▶ Instruction  $j$  is data-dependent on instruction  $k$ , and  $k$  is data-dependent on instruction  $i$
- ▶ Data dependencies are true dependencies due to data flow in the program

## Example with dependencies

### Unrolled code with renaming

	Clock cycle issued
Loop:	1
LD F0, 0(R1)	3
ADD F4, F0, F2	6
SD F4, 0(R1)	7
LD F0, -8(R1)	9
ADD F4, F0, F2	12
SD F4, -8(R1)	13
LD F0, -16(R1)	15
ADD F4, F0, F2	18
SD F4, -16(R1)	19
LD F0, -24(R1)	21
ADD F4, F0, F2	24
SD F4, -24(R1)	25
SUBI R1, R1, 32	26
ENEZ R1, Loop	27
stall	

### Dependencies

- ▶ Pairs of LDs incur output dependencies on F0
- ▶ Pairs of ADDs incur output dependencies on F4
- ▶ LD-ADD pair in each iteration has true data dependence on F0

## Dependencies (cont.)

### Name dependencies

Instruction  $j$  is name-dependent on instruction  $i$  if:

- ▶ Instruction  $i$  precedes instruction  $j$  in program order or
- ▶ Instruction  $j$  writes to register or memory location read by instruction  $i$  first
  - ▶ Anti-dependence, WAR hazard
- ▶ Instruction  $j$  writes to register or memory location written by instruction  $i$ 
  - ▶ Output dependence, WAW hazard
- ▶ Anti- and output-dependences resolved if we assign a different register (easier) or memory (harder) destination of dependent instruction (register/memory renaming)

## Example with dependencies (cont.)

### Unrolled code with renaming

	Clock cycle issued
Loop:	1
LD F0, 0(R1)	3
ADD F4, F0, F2	6
SD F4, 0(R1)	7
LD F6, -8(R1)	9
ADD F8, F6, F2	12
SD F8, -8(R1)	13
LD F10, -16(R1)	15
ADD F12, F10, F2	18
SD F12, -16(R1)	19
LD F14, -24(R1)	21
ADD F16, F14, F2	24
SD F16, -24(R1)	25
SUBI R1, R1, 32	26
ENEZ R1, Loop	27
stall	

### Dependencies

- ▶ LD-ADD pair in each iteration incurs true data dependencies on F0, F6, F10, F14
- ▶ ADD-SD pair in each iteration incurs true data dependence on F4, F8, F12, F16

## Control dependences

Execution of instructions may depend on branches

```

if p1 {
    s1;
};
if p2 {
    s2;
}
    
```

- ▶ S1 control-dependent on p1
- ▶ S2 control-dependent on p2
- ▶ S2 not control-dependent on p1
- ▶ S1 not control-dependent on p2

## Control dependence example

Unroll 3 iterations in example

```

1 Loop: LD F0, 0(R1)
2       ADD F4, F0, F2
3       SD F4, 0(R1)
4       SUBI R1, R1, 8
5       BEQZ R1, exit
7       LD F6, 0(R1)
8       ADD F8, F6, F2
9       SD F8, 0(R1)
10      SUBI R1, R1, 8
11      BEQZ R1, exit
12      LD F10, 0(R1)
13      ADD F12, F10, F2
14      SD F12, 0(R1)
15      SUBI R1, R1, 8
16      BEQZ R1, exit
17      LD F14, 0(R1)
18      ADD F16, F14, F2
19      SD F16, 0(R1)
20      SUBI R1, R1, 8
21      BNEZ R1, Loop
22      exit:
    
```

### Control dependences

- ▶ 7–11 are control-dependent on BEQZ at 5
- ▶ 12–16 are control-dependent on BEQZ at 11
- ▶ 17–21 are control-dependent on BEQZ at 16
- ▶ Control dependences limit ILP and harm performance

## Control dependences and exceptions

```

BEQZ R2, L
LW R1, 0(R2)
L:
    
```

- ▶ Reordering control-dependent instructions has side-effects
- ▶ Attempt to move LW should not trigger exception

```

ADD R1, R2, R3
BEQZ R4, L
SUB R1, R5, R6
OR R7, R1, R8
L:
    
```

- ▶ Reordering control-dependent instructions may alter data flow
- ▶ Attempt to move SUB before branch changes input to OR
- ▶ If violating control dependence does not alter control- or data-flow we can speculate on the branch outcome and move instructions to increase performance

## Dynamic scheduling in hardware

### Key ideas

- ▶ Pipeline imposes in-order issue (ID) and execution (EX) of instructions
- ▶ Stalled older instructions delay newer instructions, even if independent
- ▶ Check for structural and data hazards done at ID stage
- ▶ If no data hazard instruction can execute out-of-order
- ▶ Split instruction stage into:
  - ▶ Issue – decode, check for structural hazards
  - ▶ Read operands – wait for no data hazards, then read operands

## Motivation for dynamic scheduling

### Preventing data hazards

```
DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F8, F8, F14
```

- ▶ ADDD waits on **slow** DIVD
- ▶ If SUBD is executed out-of-order it **violates** anti-dependence with ADDD
- ▶ Triggers **non-existing data dependence** with ADDD

## Scoreboard

### Preventing data hazards

```
DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F8, F8, F14
```

- ▶ Scoreboard keeps **record of dependences** per instruction
- ▶ Stalls if **data dependence exists**
- ▶ **Releases** instruction upon data dependence resolution pause
- ▶ **Multiple execution units** enable out-of-order execution
- ▶ Stalls **register writes** to avoid dependence violations

## Scoreboard with instruction execution steps

- ▶ **Issue** – decode and check for structural hazards
  - ▶ Instructions issued strictly in program order
  - ▶ Instruction not issued if **structural hazard exists**
  - ▶ Instruction not issued if output-dependent on earlier instruction
- ▶ **Read operands** – wait until no hazards (data, structural) read operands
  - ▶ True dependences resolved in this stage
  - ▶ **No value forwarding**, result communicated through registers

## Scoreboard instruction execution steps

- ▶ **Execute** – functional unit begins execution, notifies scoreboard upon completion
- ▶ **Write result** – stall if WAR hazards are violated (reordering), otherwise write result to register file




# Scoreboard

## Components

- ▶ Instruction status
  - ▶ Indicates which of the steps the instruction is in
- ▶ Functional unit status
  - ▶ Indicates state of functional unit
  - ▶ **Busy** – indicates unit busy or not
  - ▶ **Op** – indicates operation to perform by unit
  - ▶ **F<sub>j</sub>** – indicates destination register
  - ▶ **F<sub>j</sub>, F<sub>k</sub>** – indicate input registers
  - ▶ **Q<sub>j</sub>, Q<sub>k</sub>** – indicate functional units producing input registers
  - ▶ **R<sub>j</sub>, R<sub>k</sub>** – flags indicating if functional units are ready
- ▶ Register result status
  - ▶ Indicates which functional unit will write each register
  - ▶ Blank if no instructions will write to that register

# Scoreboard example




Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

# Scoreboard control

Latencies: ADDD 2 cycles, MULT 10 cycles, DIVD 40 cycles

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU) ← yes; Op(FU) ← op; Fi(FU) ← 'D'; Fj(FU) ← 'S1'; Fk(FU) ← 'S2'; Qj ← Result('S1'); Qk ← Result('S2'); Rj ← not Qj; Rk ← not Qk; Result('D') ← FUj;
Read operands	Rj and Rk	Rj ← No; Rk ← No
Execution complete	Functional unit done	
Write result	$\forall i ((F_i) \neq F(FU) \text{ or } R_i(i) = \text{No}) \ \& \ (F_k(i) \neq F(FU) \text{ or } R_k(i) \neq \text{No})$	$\forall i (\text{if } Q_i(FU) = \text{FU then } R_i(i) \leftarrow \text{Yes}; \text{if } Q_k(FU) = \text{FU then } R_k(i) \leftarrow \text{Yes}; \text{Result}(F(FU)) \leftarrow 0; \text{Busy}(FU) \leftarrow \text{No}$



# Scoreboard example – cycle 1


Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary




## Scoreboard example – cycle 2

- ▶ Second load does not issue due to structural hazard




## Scoreboard example – cycle 3


- ▶ MULTD does not issue because all instructions issue in-order



## Scoreboard example – cycle 4



## Scoreboard example – cycle 5



## Scoreboard example – cycle 6

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6		
MULTD F0	6			
SUBD F8				
DIVD F10				
ADD F6				
ADD F8				

**Functional unit status:**

Time	Name	Op	dest	S1	F1	S2	Fk	Ok	F1?	Rk
	Integer	LD	F2	F2		R3	F4	Integer	No	Yes
	Mult1	MULTD	F0	F0		F4			No	Yes
	Mult2	No								
	Add	No								
	Divide	No								

**Register result status:**

Register	Value
F0	Mult1
F2	Integer
F4	
F6	
F8	
F10	
F12	
...	
F30	

Clock 6

Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

ILP and Instruction Scheduling

41 / 63

## Scoreboard example – cycle 7

- ▶ MULTD operand in F2 not ready
- ▶ SUBD issues

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	
MULTD F0	6			
SUBD F8	7			
DIVD F10				
ADD F6				
ADD F8				

**Functional unit status:**

Time	Name	Op	dest	S1	F1	S2	Fk	Ok	F1?	Rk
	Integer	LD	F2	F2		R3	F4	Integer	No	Yes
	Mult1	MULTD	F0	F0		F4			No	Yes
	Mult2	No								
	Add	Yes	SUBD	F8	F6	F2		Integer	Yes	No
	Divide	No								

**Register result status:**

Register	Value
F0	Mult1
F2	Integer
F4	
F6	
F8	ADD
F10	
F12	
...	
F30	

Clock 7

Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

ILP and Instruction Scheduling

42 / 63

## Scoreboard example – cycle 8

- ▶ DIVD issues
- ▶ MULTD, SUBD start execution

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	8
MULTD F0	6			
SUBD F8	7			
DIVD F10	8			
ADD F6				
ADD F8				

**Functional unit status:**

Time	Name	Op	dest	S1	F1	S2	Fk	Ok	F1?	Rk
	Integer	MULTD	F0	F0		F4			Yes	Yes
	Mult1	Yes	SUBD	F8	F6	F2			Yes	Yes
	Mult2	Yes	DIVD	F10	F0	F6	Mult1		No	Yes
	Add	Yes	ADD	F6	F8					
	Divide	No								

**Register result status:**

Register	Value
F0	Mult1
F2	Integer
F4	
F6	
F8	ADD
F10	
F12	
...	
F30	

Clock 8

Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

ILP and Instruction Scheduling

43 / 63

## Scoreboard example – cycle 9

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	8
MULTD F0	6	9	9	
SUBD F8	7			
DIVD F10	8			
ADD F6				
ADD F8				

**Functional unit status:**

Time	Name	Op	dest	S1	F1	S2	Fk	Ok	F1?	Rk
	Integer	MULTD	F0	F0		F4			Yes	Yes
	Mult1	Yes	SUBD	F8	F6	F2			Yes	Yes
	Mult2	Yes	DIVD	F10	F0	F6	Mult1		No	Yes
	Add	2 Add								
	Divide	10 Mult1								

**Register result status:**

Register	Value
F0	Mult1
F2	Integer
F4	
F6	
F8	ADD
F10	
F12	
...	
F30	

Clock 9

Dimitrios S. Nikolopoulos  
Recap  
ILP Preliminaries  
Instruction scheduling  
**Scoreboard**  
Summary

ILP and Instruction Scheduling

44 / 63

## Scoreboard example – cycle 10

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	8
MULTD F0	6	9		
SUBD F8	7	9		
DIVD F10	8			
ADD F6				

**Functional unit status:**

Time	Name	Op	dest	S1	S2	FU	Fk	Ok	F1?	F2?	Rk
	Integer	No		Fi	Fi						
	8 Mult	No	MULTD	F0	F2	F4	F4		No	No	No
	1 Add	Yes	SUBD	F8	F6	F6	F2		No	No	No
	Divide	Yes	DIVD	F10	F0	F6	F6	Multi1	No	Yes	Yes

**Register result status:**

Register	Value
F0	F2
F2	F4
F4	F6
F6	F8
F8	ADD
F10	DIVD

Clock 10

## Scoreboard example – cycle 11

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	8
MULTD F0	6	9		
SUBD F8	7	9		
DIVD F10	8			
ADD F6				

**Functional unit status:**

Time	Name	Op	dest	S1	S2	FU	Fk	Ok	F1?	F2?	Rk
	Integer	No		Fi	Fi						
	8 Mult	No	MULTD	F0	F2	F4	F4		No	No	No
	1 Add	Yes	SUBD	F8	F6	F6	F2		No	No	No
	Divide	Yes	DIVD	F10	F0	F6	F6	Multi1	No	Yes	Yes

**Register result status:**

Register	Value
F0	F2
F2	F4
F4	F6
F6	F8
F8	ADD
F10	DIVD

Clock 11

## Scoreboard example – cycle 12

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	8
MULTD F0	6	9		
SUBD F8	7	9		
DIVD F10	8			
ADD F6				

**Functional unit status:**

Time	Name	Op	dest	S1	S2	FU	Fk	Ok	F1?	F2?	Rk
	Integer	No		Fi	Fi						
	7 Mult	Yes	MULTD	F0	F2	F4	F4		No	No	No
	1 Add	No									
	Divide	Yes	DIVD	F10	F0	F6	F6	Multi1	No	Yes	Yes

**Register result status:**

Register	Value
F0	F2
F2	F4
F4	F6
F6	F8
F8	F10
F10	DIVD

Clock 12

## Scoreboard example – cycle 13

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD F6	1	2	3	4
LD F2	5	6	7	8
MULTD F0	6	9		
SUBD F8	7	9		
DIVD F10	8			
ADD F6				

**Functional unit status:**

Time	Name	Op	dest	S1	S2	FU	Fk	Ok	F1?	F2?	Rk
	Integer	No		Fi	Fi						
	6 Mult	Yes	MULTD	F0	F2	F4	F4		No	No	No
	1 Add	Yes	ADD	F6	F6	F6	F6		Yes	Yes	Yes
	Divide	Yes	DIVD	F10	F0	F6	F6	Multi1	No	Yes	Yes

**Register result status:**

Register	Value
F0	F2
F2	F4
F4	F6
F6	F8
F8	F10
F10	DIVD

Clock 13

## Scoreboard example – cycle 14

**Instruction status:**

Instruction	Issue	Op	Comp	Write	Result
LD	1	6	7	8	4
MULTD	5	6	7	8	4
SUBD	6	9	11	12	
DIVD	7	9	11	12	
ADD	8	9	11	12	

**Functional unit status:**

Time	Name	S1	S2	Fk	F1	F0	F12	F8	F4	F6	F10	F12	...	F30
14	Integer													
	5 Mult1													
	2 Add													
	Divide													

**Register result status:**

Register	Value
F0	MULT
F2	F4
F4	F6
F6	F8
F8	F10
F10	F12
F12	...
F30	...

## Scoreboard example – cycle 15

**Instruction status:**

Instruction	Issue	Op	Comp	Write	Result
LD	1	6	7	8	4
MULTD	5	6	7	8	4
SUBD	6	9	11	12	
DIVD	7	9	11	12	
ADD	8	9	11	12	

**Functional unit status:**

Time	Name	S1	S2	Fk	F1	F0	F12	F8	F4	F6	F10	F12	...	F30
15	Integer													
	4 Mult1													
	1 Add													
	Divide													

**Register result status:**

Register	Value
F0	MULT
F2	F4
F4	F6
F6	F8
F8	F10
F10	F12
F12	...
F30	...

## Scoreboard example – cycle 16

**Instruction status:**

Instruction	Issue	Op	Comp	Write	Result
LD	1	6	7	8	4
MULTD	5	6	7	8	4
SUBD	6	9	11	12	
DIVD	7	9	11	12	
ADD	8	9	11	12	

**Functional unit status:**

Time	Name	S1	S2	Fk	F1	F0	F12	F8	F4	F6	F10	F12	...	F30
16	Integer													
	3 Mult1													
	0 Add													
	Divide													

**Register result status:**

Register	Value
F0	MULT
F2	F4
F4	F6
F6	F8
F8	F10
F10	F12
F12	...
F30	...

## Scoreboard example – cycle 17

▶ ADDD stall on write – WAR hazard

**Instruction status:**

Instruction	Issue	Op	Comp	Write	Result
LD	1	6	7	8	4
MULTD	5	6	7	8	4
SUBD	6	9	11	12	
DIVD	7	9	11	12	
ADD	8	9	11	12	
ADDD	13	14	16		

**Functional unit status:**

Time	Name	S1	S2	Fk	F1	F0	F12	F8	F4	F6	F10	F12	...	F30
17	Integer													
	2 Mult1													
	0 Add													
	Divide													

**Register result status:**

Register	Value
F0	MULT
F2	F4
F4	F6
F6	F8
F8	F10
F10	F12
F12	...
F30	...

## Scoreboard example – cycle 18

- ▶ ADDD stall on write – WAR hazard

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD	1	2	3	4
F6	5	6	7	8
LD	6	9	19	20
MULTD	7	9	11	12
F2	8			
SUBD	8			
F8	8			
DIVD	13	14	16	
F0	13			
ADDD	13			

**Functional unit status:**

Time	Name	S1	S2	FU	Fk	Ok	F1?	Fk?	Rk
Integer									
Mult1									
Mult2									
Add									
Divide									
Busy	Op	Op	dest	Op	Op	Op	Op	Op	Op
Yes	MULTD	F0	F2	F4	F2	F4	No	No	No
No	ADDD	F6	F8	F8	F8	F8	No	No	No
Yes	DIVD	F10	F0	F6	F6	Mult1	No	Yes	Yes

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
18	Mult1								

## Scoreboard example – cycle 19

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD	1	2	3	4
F6	5	6	7	8
LD	6	9	19	20
MULTD	7	9	11	12
F2	8			
SUBD	8			
F8	8			
DIVD	13	14	16	
F0	13			
ADDD	13			

**Functional unit status:**

Time	Name	S1	S2	FU	Fk	Ok	F1?	Fk?	Rk
Integer									
Mult1									
Mult2									
Add									
Divide									
Busy	Op	Op	dest	Op	Op	Op	Op	Op	Op
Yes	MULTD	F0	F2	F4	F2	F4	No	No	No
No	ADDD	F6	F8	F8	F8	F8	No	No	No
Yes	DIVD	F10	F0	F6	F6	Mult1	No	Yes	Yes

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
19	Mult1								

## Scoreboard example – cycle 20

- ▶ DIVD can execute – WAR hazard gone
- ▶ ADDD can write result

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD	1	2	3	4
F6	5	6	7	8
LD	6	9	19	20
MULTD	7	9	11	12
F2	8			
SUBD	8			
F8	8			
DIVD	13	14	16	
F0	13			
ADDD	13			

**Functional unit status:**

Time	Name	S1	S2	FU	Fk	Ok	F1?	Fk?	Rk
Integer									
Mult1									
Mult2									
Add									
Divide									
Busy	Op	Op	dest	Op	Op	Op	Op	Op	Op
Yes	ADDD	F6	F8	F8	F8	F8	No	No	No
Yes	DIVD	F10	F0	F6	F6	Mult1	Yes	Yes	Yes

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
20									

## Scoreboard example – cycle 21

- ▶ DIVD can execute – WAR hazard gone
- ▶ ADDD can write result

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD	1	2	3	4
F6	5	6	7	8
LD	6	9	19	20
MULTD	7	9	11	12
F2	8			
SUBD	8			
F8	8			
DIVD	13	14	16	
F0	13			
ADDD	13			

**Functional unit status:**

Time	Name	S1	S2	FU	Fk	Ok	F1?	Fk?	Rk
Integer									
Mult1									
Mult2									
Add									
Divide									
Busy	Op	Op	dest	Op	Op	Op	Op	Op	Op
Yes	ADDD	F6	F8	F8	F8	F8	No	No	No
Yes	DIVD	F10	F0	F6	F6	Mult1	No	Yes	Yes

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
21									

## Scoreboard example – cycle 21

- ▶ DIVD can execute – WAR hazard gone
- ▶ ADDD can write result

**Instruction status:**

Instruction	Issue	Read Oper	Exec Comp	Write Result
LD	1	2	3	4
F6	5	6	7	8
LD	6	9	19	20
MULTD	7	9	11	12
F2	8			
SUBD	8			
F8	8			
DIVD	13	14	16	
F0	13			
ADDD	13			

**Functional unit status:**

Time	Name	S1	S2	FU	Fk	Ok	F1?	Fk?	Rk
Integer									
Mult1									
Mult2									
Add									
Divide									
Busy	Op	Op	dest	Op	Op	Op	Op	Op	Op
Yes	ADDD	F6	F8	F8	F8	F8	No	No	No
Yes	DIVD	F10	F0	F6	F6	Mult1	No	Yes	Yes

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
21									

## Scoreboard example – cycle 22

**Instruction status:**

Instruction	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
LD	34+	F6	F2	R3	F4	F2	F8	F0	F10	F8	F2
MULTD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
SUBD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
DIVD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
ADD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2

**Functional unit status:**

Time	Name	Integer	Mult1	Mult2	Add	Divide
39	Divide					

**Register result status:**

Clock	22
F0	DIVD
F2	F4
F4	F6
F6	F8
F8	F10
F10	Divide
F12	...
F30	

## Scoreboard example – out-of-order execution

- ▶ In-order issue
- ▶ Out-of-order execution
- ▶ Out-of-order completion. What about precise exceptions?

**Instruction status:**

Instruction	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
LD	34+	F6	F2	R3	F4	F2	F8	F0	F10	F8	F2
MULTD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
SUBD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
DIVD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2
ADD	F6	F2	45+	R3	F4	F2	F8	F0	F10	F8	F2

**Functional unit status:**

Time	Name	Integer	Mult1	Mult2	Add	Divide
61	Divide					

**Register result status:**

Clock	61
F0	DIVD
F2	F4
F4	F6
F6	F8
F8	F10
F10	Divide
F12	...
F30	

## Scoreboard

### Limitations

- ▶ Parallelism exploited only between instructions in a single basic block
- ▶ Large instruction window – number of scoreboard entries available to look for ILP
- ▶ Number and type of functional units – structural hazards
- ▶ Anti- and output-dependences – both stall the scoreboard on write-back
- ▶ Relies heavily on compiler to schedule instructions

## Dynamic scheduling strength and limitations

### Strengths

- ▶ High performance, if instruction window is sufficiently large
- ▶ Depends less on sophisticated compiler support
- ▶ Good for architectures where it is hard to optimally schedule code, or have few registers

## Dynamic scheduling strength and limitations

### Limitations

- ▶ Requires advanced techniques to **increase instruction window**, most notably branch prediction (e.g. to find instructions across the iterations of a parallel loop)
- ▶ **High complexity**, therefore high power consumption. Complex control logic for reservation stations, plus need high-speed associative searches
- ▶ Single **common data bus** can be a bottleneck

## Improving ILP in HW/SW

- ▶ **Branch prediction** (next topic): Uncovering more instructions to overlap by predicting if branches or taken or not taken and reducing branch stall impact
- ▶ **Multiple issue**: Allow processor to issue and hopefully complete more than one instructions per cycle
- ▶ **Hardware speculation**: Allow processor to execute instructions without knowing the outcome of branches (speculatively)
- ▶ **Combined techniques**: Multiple issue with dynamic scheduling, multiple issue with static scheduling, multiple issue with branch prediction, multiple issue with speculation