

# ΗΥ425 - Αρχιτεκτονική Γεωλογιστών


Χ. Σωτηρίου

21 Οκτωβρίου 2001


## Ιστορία της Αρχιτεκτονικής 80x86

Επεξεργαστής	Ημ. Έκδ.	Συχν.	Αρ. Τρανζ.	Κατ.	Bus Δεδ.	Διευθύνσεις	Cache
8086	1978	8MHz	29K	16-bit GP	16	1MByte	-
80286	1982	12,5MHz	134K	16-bit GP	16	16MBytes	-
80386DX	1985	20MHz	275K	32-bit GP	32	4GBytes	-
80486DX	1989	25MHz	1,2M	32-bit GP, 80-bit FP	32	4GBytes	8KBytes L1
<i>Pentium</i>	1993	60MHz	3,1M	32-bit GP, 80-bit FP	64	4GBytes	16KBytes L1
<i>Pentium Pro</i>	1995	150MHz	5,5M	32-bit GP, 80-bit FP	64	64GBytes	16KBytes L1 256, 516, 1M L2
<i>Pentium II</i>	1997	266MHz	7M	32-bit GP, 80-bit FP, 64-bit MMX	64	64GBytes	32KBytes L1 256, 516 L2
<i>Pentium III</i>	1999	500MHz	8,2M	32-bit GP, 80-bit FP, 64-bit MMX, 128-bit XMM,	64	64GBytes	32KBytes L1 256, 516 L2

# Αρχιτεκτονική P6 - Pentium III



# Αρχιτεκτονική Pentium4







Κλιμάκωση *Pentium4* - 20 Στάδια*Neighbourst?*

1	2	3	4	5	6	7	8	9	10
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	
11	12	13	14	15	16	17	18	19	20
Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive

# Κλιμάκωση *Pentium4*



# Κλιμάκωση Pentium4 - RFE



# Pentium4 - Trace Cache

The screenshot displays a Pentium4 Trace Cache with the following content:

1 <b>cmp</b>	T1
2 <b>br -&gt;</b>	T1
... (unused code)	
T1:	3 <b>sub</b>
	4 <b>br -&gt;</b> T2
... (unused code)	
T2:	5 <b>mov</b>
	6 <b>sub</b>
	7 <b>br -&gt;</b> T3
... (unused code)	
T3:	8 <b>add</b>
	9 <b>sub</b>
	10 <b>mul</b>
	11 <b>cmp</b>
	12 <b>br -&gt;</b> T4

1 <b>cmp</b>	2 <b>br T1</b>	3 T1: <b>sub</b>
4 <b>br T2</b>	5 <b>mov</b>	6 <b>sub</b>
7 <b>br T3</b>	8 T3: <b>add</b>	9 <b>sub</b>
10 <b>mul</b>	11 <b>cmp</b>	12 <b>br T4</b>

# Pentium4

