

Data Dependences (Hazards) in Pipelines



I2 needs the new data written by I1, hence must wait for I1 to write –or at least to generate– the new data


- RAW (Read after Write) true dependence, as above
- RAR (Read after Read) not a dependence, can freely reorder the reads
- WAR (Write after Read) "antidependence": if you want to do the write (I2) early, just keep a copy of the old data and have I1 read that copy
- WAW (Write after Write) if you want to reorder them, simply abort the write of I1 (if no one reads this word between I1 and I2)

Read-after-Write (RAW): True Dependence




• Note: if "new" is known earlier, but not yet written in-place, re-order is feasible using "internal forwarding" from wherever "new" is located – see below


Read-after-Read (RAR): NOT a Dependence



Write-after-Read (WAR): Anti-Dependence




Write-after-Write (WAW): Abort the earlier one




- Why two writes in sequence, without read in–between? is the first write useless?
 - e.g. the second one may be within an if-then-else
 - e.g. writes via array/pointers, *p, *q, and compiler does not know if p=?=q

No Memory Data Hazards in our simple Pipeline




• Data Memory accesses are performed 'in-order' in our simple pipeline, i.e. are not reordered relative to what the program specifies, thus, no dependences of memory word accesses are ever violated


Register Accesses reordered, with Pipelining



• For each instruction that writes a destination register, if the next 2 or 3 instructions read that same register, i.e. need its result, we have to do something about it...




Actual Need-Produce Time vs. from/in-Register Time




- All we care about is actual Results 'Forwarded' from Producer to Consumer instruction
- We can 'Bypass' the 'official' loop through the Register File for immediate—use Results

ALU result to next I; Load result to next-after-next I


from ALU Instructions:




from Load Instruction:



• ALU instructions never stall the pipeline, but Load instructions will do so when immediately followed by a dependent instruction




60: 1d x10, 40(x1) Detect need to Forward in previous Cycle: 5 64: sub x11, x2, x3 68: add x12, x3, x4 72: sd x13, 48(x11)76: add x14, x5, x6 add Control op f3 rd PC IR IM |76 add we rd 432 168 <mark>-</mark> rs1 ► Addr RF 400 130 14 Dout PC rd Din DM we Din 168 VVV 48 Imm Imm br/jmp addr.



60: 1d x10, 40(x1) Detect need to Forward – in previous Cycle: 4 64: sub x11, x2, x3 *x*10 68: add x12, x11, x4 72: sd x13, 48(x1) 76: add x14, x5, x6 sub Control add _{f7} f3 rd 110 PC 200 IR IM 76 ld we rd 168 140 rs1 ► Addr RF 400 32 14 Dout PC Din rd DM we Din f7 76 lmm Imm br/jmp addr.

1 C



Forwarding Control Logic

Assuming that the instruction in stage3 is NOT a Load


• Define *Match(rs, rd)* as follows:


```
(rs == rd != x0) AND (rd.writeEnable == ON)
```

- if (Match(rs1, rrd3)) then { prepare_to_forward_from_stage4_to_A }
 else if (Match(rs1, rrd4)) then { prepare_to_forward_from_stage5_to_A }
 else { no_forwarding_to_A_will_be_needed }
- if (Match(rs2, rrd3)) then { prepare_to_forward_from_stage4_to_B }
 else if (Match(rs2, rrd4)) then { prepare_to_forward_from_stage5_to_B }
 else { no_forwarding_to_B_will_be_needed }


The stage3 instruction is more recent than the stage4 one, hence the stage3 result has PRIORITY in forwarding: add t0, t0, s4

add t0, s1, s2






Distance 1 dependence on LOAD: Wait!



- The instruction immediately after a Load wants to use the load'ed data
- Impossible without losing one cycle: force this instruction to wait (repeat itself on the next cycle)
- Simple, in-order Pipeline: the next instruction has to wait too!



Hazard Detection Logic

```
 Wait =

         (mrd3) AND (Match(rs1, rrd3)) AND (need_rs1)
         OR
         (mrd3) AND (Match(rs2, rrd3)) AND (need_rs2)
```

i.e. the previous instruction is a Load and I need the register that it will write


- Not all instructions need the register that happens to be specified by their rs1 field, when that field is non existent for them, e.g. J/U instructions like 'lui' (load upper immediate) or 'jal' (jump and link)
- Several instructions do not need the register that happens to be specified by their rs2 field: besides those with J/U format, the ones with I-format also do not have an rs2 field -most notably: addi and load

a = b + c; e = b - f;

2 extra clock cycles lost

What if the program is?: RAW dependence?

Instruction Scheduling



the more things you have 'up in the air' (in parallel), the more temporary registers you need in order to 'name' those 'pending' values

This is 'Static' Scheduling, at Compile Time

- Does the compiler know for sure if i!=j (OK to reorder sd-ld) or i==j (fwd in reg.)?
- If unknown to compiler, static sch. impossible => dynamic scheduling at runtime (ooo pipe)