#### Control Dependences (branch/jump) in Pipelines


- 'Data Dependence' = next instruction uses data (register/memory) from previous
- 'Control Dependence' = which is the next instruction depends on the previous
- Control Dependences arise from 'Control Transfer Instructions (CTI)'
- Control Transfer Instructions (CTI) are: Jump and Branch Instructions
- 'Jumps' are Unconditional CTI's: they always transfer control
- 'Branches' are Conditional CTI's: whether or not they transfer control depends on the result of a data comparison that they have to perform

Statistics (rough numbers, in a majority of programs, but NOT always so):

- Branches are about 15–16% of all ('dynamically') executed instructions in a program
  - about 2/3 of executed branches are 'taken' (successful) =  $\sim 10\%$  of all instr.
  - about 1/3 of executed branches are not taken (unsuccessful) =  $\sim 5\%$  of all instr.
  - most backwards branches appear in loops, and they are about 90% taken
- Jumps are about 4–5% of all executed instructions in a program
  - procedure calls are about 1%, and returns another ~1%, of all executed instr.

## Branch Taken example

- In modern processors, branch latency is quite long
- In our simple pipeline, branch latency is 2 cycles (read registers; compare) (with MIPS-style comparisons (beq/bne only) it could even be 1 cycle)
- Example here with 3–cycle branch latency



- In this example, each taken branch causes the loss of 3 extra clock cycles
- About 2/3 of all executed branches are taken, so this is a heavy loss

36: add ...

48: and ...

44: sd

52: or

#### Branch Not-taken example

- A not-taken branch is equivalent to a noop instruction
- In the simple fetch—next—below policy that we used up to now, not—taken branches cost NO extra clock cycle

```
72: Id
36:
     fetch
              add
                       ALU
                                DM
                                        WB
                                                 Speculative
                                                                        76: xor ...
                                                  Execution
                     branch not taken (noop) •
              fetch
                                                                   Continue Execution
                                        ALU
                                                         WB
                                                 DM
                      fetch
                                sd
                                                                          and Commit!
                                                                  WB
                               fetch
                                        and
                                                ALU
                                                         DM
                                       fetch !
                                                         ALU
                                                                  DM
                                                                           WB
                                                 or
                                                fetch
                                                                 ALU
                                                        op.dec
                                                                           DM
                                                                                   WB

    Good thing that these

  cost no extra cycle,
                                                  → 60:
                                                                op.dec
                                                                          ALU
                                                         fetch
                                                                                   DM
  but they are the minority of branches
```

• Can we do any better for the majority of branches (taken branches – and jumps)??

36: add ...


48: and ...

44: sd

52: or

# Branch Target known in 1 Cycle

- Branch Prediction:
- Simplest possible prediction, here: branches always taken ~65% accuracy: about 2/3 of executed branches are taken



• In this example, each taken branch causes the loss of 1 extra clock cycle

36: add ...

48: and ...

44: sd

52: or

#### Branch with failed Prediction example 36: add ... 40: beq ..., goto72 • Simplest possible prediction, again: branches always taken 44: sd ~65% accuracy: about 2/3 of executed branches are taken 48: and ... (reason: loop branches (backwards) ~90% taken) add 36: fetch **ALU** DM WB Speculative 76: xor ... Execution beg pc+2\*Imm rs1 cmp rs2 fetch Continued Execution fetch **ALU WB** sd DM **Aborted** noop noop noop Id fetch Execution! What happens noop noop noop if this prediction +4 80 ended up being wrong: **ALU** DM WB fetch and

• In this example, each non–taken branch causes the loss of 2 extra clock cycles

if this branch is eventually not taken

• ~5% jumps + (~15% branches \* 2/3 taken) ~= 15% good prediction, versus ~5% bad prediction

DM

or

### Branch Target Buffer (BTB)


• A small table – a cache, like a hash table – containing pairs of (instruction) addresses for which there is statistical evidence that their next–PC is something other than PC+4

PC of a jump or branch-likely instruction;

Target PC to which this instruction usually went, in the past.

36:	add
40:	beq, goto72
44:	sd
48:	and
52:	or
	•••
72:	ld <b></b> ←
76:	xor


- 260 200 40 72 88 120 180 160
- A 'best approximation' not necessarily correct information
- Branches that are believed not-taken are NOT entered into the BTB
- Like IM –the Instruction Cache– this will oftentimes 'overflow': old pairs are removed to make room for more recent ones
- May be complemented with a small hardware stack:
  - on every call (jal ra,...), push the return address;
  - on every return (jr ra), pop an address and predict jumpin to that one
- In parallel with each Fetch, search the fetched instruction's PC value in the BTB



(\*) when IRvalid==0, treat IR as containing a noop instruction

#### When the BTB prediction is Correct

• When a matching BTB entry is found, use its Prediction; else, fetch from PC+4




36: add ...

48: and ...

44: sd

#### When the BTB prediction is Wrong

- Prediction says: After fetching from 40, fetch from 72
- But this time, the branch ends up going the other way: to 44



9

36: add ...

48: and ...

44: sd

52: or

# 1-Bit Predictor: Shortcoming

Inner loop branches mispredicted twice!

```
outer: ...

inner: ...

beq ..., ..., inner

...

beq ..., ..., outer
```

- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

#### 2-Bit Predictor

 Only change prediction on two successive mispredictions

