
# Vivado Design Suite

# Sotiris Totomis & Iasonas Mastorakis CS-220

# **FPGAs**

 A field-programmable gate array (FPGA) is a circuit designed to be configured using hardware description language HDL





Produced by Xilinx

- A software suite used for
  - 1) Simulation
  - 2) Synthesis

of HDL (Hardware Design Language such as SystemVerilog) designs

# Simulation

 The simulation of an electronic circuit helps the HDL programmer by visualizing the circuit's behavior

Name	Value	0 ns	50 ns	100 ns	150 ns	200 ns	250 ns	300 ns	350 ns
Ug cik	1								
🗓 port_en_0	0								
🗤 wr_en	0								
🕨 📲 data_in[7:0]	16	255 1 2 3	4 5 6 7 8	9/10/11/12/1	3 14 15		16		
▶ 📲 addr_in_0[3:0]	15	1 0 1 2	34567	8 9 10 11 1	2 13/14/		15		
🕨 🔣 data_out_0[7:0]	z	Z 1/2/3	4 5 6 7 8	9/10/11/12/1	3 14 15 16		Z		
🕼 port_en_1	0								
🕨 🔣 addr_in_1[3:0]	15		0		\(1	23456	7 8 9 10 11	12/13/14/	15
🕨 🔣 data_out_1[7:0]	z		Z		1/2	34567	8 9 10 11 12	13/14/15/16/	Z
🕨 📲 ram[0:15]	[1,2,3,4,5,6,7	<b>[0,0</b> )))				[1,2	3,4,5,6,7,8,9,10,11	1, 12, 13, 14, 15, 16]	

# Synthesis

Synthesis generates LUT-level schematic of the design

# **Vivado Installation**

<ol> <li>O A https:</li> <li>Journals,</li> </ol>	://www. <b>xilinx.com</b> /support/dov	wnload/index.html/conte	nt/xilinx/en/downloadNa	av/vivado-design-tools/20′	18-3.html		<b>□</b> … ▽ ☆	
- Journais,	<b>E</b> XILINX	Applications	Products	Developers	Support	About	🛓 🏹 (0) Q	_
	Xilinx - Adaptable. Intelligent. > Si	upport > Downloads						
	Downloads							
	Vivado Installatior	n Overview Video		Licensing Help	Alve	o Acceleration Card Do	ownloads 🗸 🗸	
	Vivado Installation	n Overview Video Embedded	SDSoC Development	Licensing Help SDAccel Development	Alve	o Acceleration Card Do	cAE Vendor	

Version

2019.1 2018.3 Archive

Important	Download Includes	Vivado Design Suite HLx Editions (All Editions)
Vivado Design Suite 2018.3.1 is now available with support for	Last Updated	Mar 28, 2019
<ul> <li>Enhancements in the IBERT IP and GT Wizard for Virtex UltraScale+ 58G Devices</li> </ul>	Answers	2018.3.1 - Vivado Known Issues
<ul> <li>Production devices enabled:         <ul> <li>Virtex UltraScale+ HBM (-1, -2, -2L):- XCVU31P, XCVU33P, XCVU35P, XCVU37P</li> <li>Defense-Grade Zynq UltraScale+ MPSoC Devices:- XQZU11EG,</li> <li>Defense-Grade Kintex UltraScale+ Devices:- XQKU15P, XQKU5P</li> <li>Defense-Grade Virtex UltraScale+ Devices:- XQVU3P</li> <li>Defense-Grade Zynq UltraScale+ RFSoC Devices:- XQZU29DR</li> </ul> </li> </ul>	Support Forums	Installation and Licensing
<ul> <li>Zynq UltraScale+ RFSoC:- XCZU39DR</li> <li>XA Zynq UltraScale+ MPSoC Devices: -XAZU11EG (-1, -1Q),</li> </ul>		
XA Zyng UltraScale+ MPSoC Devices: -XAZUTTEG (-1, -1Q), The following devices are introduced in WebPack:		

🛈 🖸 🔒 https://www. <b>xilinx.com</b> /support/dov	wnload/index.html/content/xil	inx/en/downloadNav/	vivado-design-tools/2018-:	3.html		፪ … ☑ ☆
	Applications	Products	Developers	Support	About	🚨 🏋 (0) 🔍
	Vivado Design Si	uite - HLx Editi	<b>ONS -</b> 2018.3 Full Pr	oduct Installatic		Vivado Design Suite HLx
	Microsoft Internet Explo	es significant disk space rmation for details. tion is only supported rer web bowsers.	e. with Google Chrome and	Download Last Updat Answers Documenta Support Fo	Type ed ation	Editions (All Editions) Full Product Installation Dec 10, 2018 2018.x - Vivado Known Issues Release Notes Installation and Licensing
	Vivado HLx 2018.3: W Web Installer (EXE - 62.6 MD5 SUM Value : 92c53	6 MB)	- Windows Self Extracting adeb1033			
	Vivado HLx 2018.3: V Installer (BIN - 112.56 MI MD5 SUM Value : a66bc Download Verifica Digests	B) a9ad86df47710fa3d2a	- Linux Self Extracting Web 511018ea Public Key			
	<ul> <li>Vivado HLx 2018.3: A 18.97 GB)</li> <li>MD5 SUM Value : 8a3a7</li> <li>Download Verificat</li> <li>Digests</li> </ul>	5f26d0e20de21fc673ad	ile Download (TAR/GZIP - 19d40d0f Public Key	I		

### Vivado 2018.3 Installer - Welcome

- 🔴 🔵 (



### Welcome

We are glad you've chosen Xilinx as your platform development partner. This program can install the Vivado Design Environment, Software Development Kit and Documentation Navigator.

Supported operating systems for Vivado 2018.3 are:

- Windows 7.1: 64-bit
- Windows 10 Professional versions 1803 and 1809: 64-bit
- Red Hat Enterprise Linux 6.6-6.9: 64-bit
- Red Hat Enterprise Linux 7.2-7.5: 64-bit
- CentOS Linux 6.6-6.9: 64-bit
- CentOS Linux 7.2-7.5: 64-bit
- SUSE Enterprise Linux 11.4: 64-bit
- SUSE Enterprise Linux 12.3: 64-bit
- Ubuntu Linux 16.04.4 and 18.04 LTS: 64-bit Additional library installation required

Note: This release requires upgrading your license server tools to the Flex 11.14.1 versions. Please confirm with your license admin that the correct version of the license server tools are installed and available, before running the tools.

Note: This installation program will not install cable drivers on Linux. This item will need to be installed separately, with administrative privileges.

To reduce installation time, we recommend that you disable any anti-virus software before continuing.



Vivado 2018.3 Installer - Select Install Type			
elect Install Type			
ase select install type and provide your Xilinx.com user ID and password for authentication.			
ser Authentication			
Please provide your Xilinx user account credentials to download the required files. f you don't have an account, <u>please create one</u> . If you forgot your password, you can <u>reset it here</u> .			
Jser ID			
Password			
Download and Install Now			
elect your desired device and tool installation options and the installer will download and install just wh nstallation files will be saved for future use. NOTE: Future installs using these downloaded files will be re uring this install. For access to all options later, choose "Download Full Image".			
Download Full Image (Install Separately)			
he installer will download an image containing all devices and tool options for later installation. Use thi: nage on a network drive or allow different users maximum flexibility when installing.	s option if you	wish to insta	ll a full
pyright © 1986-2019 Xilinx, Inc. All rights reserved.	< <u>B</u> ack	Next >	<u>C</u> ancel

### Vivado 2018.3 Installer - Accept License Agreements

#### Accept License Agreements

Please read the following terms and conditions and indicate that you agree by checking the I Agree checkboxes.

#### Xilinx Inc. End User License Agreement

By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, YOU AGREE on behalf of licensee to be bound by the agreement, which can be viewed by <u>clicking here</u>.

#### 🖌 🛛 🖌 🖌

#### WebTalk Terms And Conditions

By checking "I AGREE" below, I also confirm that I have read <u>Section 13 of the terms and conditions</u> above concerning WebTalk and have been afforded the opportunity to read the WebTalk FAQ posted at <u>https://www.xilinx.com/products/design-tools/webtalk.html</u>. I understand that I am able to disable WebTalk later if certain criteria described in Section 13(c) apply. If they don't apply, I can disable WebTalk by uninstalling the Software or using the Software on a machine not connected to the internet. If I fail to satisfy the applicable criteria or if I fail to take the applicable steps to prevent such transmission of information, I agree to allow Xilinx to collect the information described in Section 13(a) for the purposes described in Section 13(b).

🖌 l <u>A</u>gree

### Third Party Software End User License Agreement

By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, YOU AGREE on behalf of licensee to be bound by the agreement, which can be viewed by <u>clicking here</u>.

🖌 l Agree

Copyright	O	1986-2019	Xilinx.	Inc.	All	riahts	reserved

### Vivado 2018.3 Installer - Select Edition to Install

### Select Edition to Install

Select an edition to continue installation. You will be able to customize the content in the next page.

### Vivado HL WebPACK

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.

### Vivado HL Design Edition

Vivado HL Design Edition includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, implementation, verification and device programming. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation.

### ○ Vivado HL <u>S</u>ystem Edition

Vivado HL System Edition is a superset of Vivado HL Design Edition with the addition of System Generator for DSP. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation.

### Documentation Navigator (Standalone)

Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite.

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

🗶 XIL

### Vivado 2018.3 Installer - Vivado HL WebPACK

### Vivado HL WebPACK

Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide

additional information

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.

P Ensign Tools Vivado Design Suite Vivado Composer Sottware Development Kit (SDK) Sottware Development Kit (SDK) Sottware Development Kit (SDK) Octobal DocNav Production Devices P Production Devices Soccs P and UtraScale+ MPSoc (limited support) Zynq UtraScale+ MPSoc (limited support) W Devices P Soccs P UtraScale+ MPSoc (limited support) Zynq UtraScale+ MPSoc (limited support) W Kittex-7 W Kittex-7 W Spartan-7 VitraScale+ (limited support) Kittex-7 W UtraScale+ (limited support) Kittex-7 W Installetion Options Note: Cale UtraScale VitraScale+ HBM VitraScale+ UtraScale VitraScale+ HBM Engineering Sample Devices Installation Options Note: Cale Drives are not installed on Linux. Please follow the instructions in UG973 to install Linux cable d Enable WebTalk for SDK to send usage statistics to Xlinx (Always enabled for WebPACK license)	rivers	
Download Size: 4.63 GB Disk Space Required: 21.17 GB	<u>R</u> eset to D	efaults
Copyright © 1986-2019 Xilinx, Inc. All rights reserved.	<u>N</u> ext >	<u>C</u> ancel

### Vivado 2018.3 Installer - Select Destination Directory

### Select Destination Directory

# 

Choose installation options such as location and shortcuts.

Installation Options	Select shortcut and file association options
Select the installation directory	🖌 🗹 Create program group entries
/tools/Xilinx	Xilinx Design Tools
Installation location(s)	☑ Create <u>d</u> esktop shortcuts
Download location	
NA	
Disk Space Required	
Download Size: 4.63 GB	
Disk Space Required: 21.17 GB	
Disk Space Available: 720.93 GB	
() Cannot write to /tools/Xilinx. Check the read/write permissions.	

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

### Vivado 2018.3 Installer - Installation Summary



### Installation Summary

#### Edition: Vivado HL WebPACK Devices

Production Devices (SoCs, 7 Series)

### Design Tools

Vivado Design Suite (Vivado)

### Installation Options

• Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license)

### Installation location

/home/sototo//ivado/2018.3

### Download location

/home/sototo/Downloads/Vivado\_2018.3

### Disk Space Required

- Download Size: 4.63 GB
- Disk Space Required: 21.17 GB

€ XILINX.		
Copyright © 1986-2019	) Xilinx, Inc. All rights reserved.	<u>P</u> references < <u>B</u> ack <u>I</u> nstall <u>C</u> ancel

# **Creating a project**

<u>File Flow Tools Window H</u>elp Q- Quick Access



## Quick Start

Create Project > Open Project > Open Example Project

## Tasks

Manage IP > Open Hardware Manager > Xilinx Tcl Store >

# Learning Center

Documentation and Tutorials > Quick Take Videos > Release Notes Guide >

# **E** XILINX.

### **Recent Projects**

lab0\_intro /home/sototo/Documents/hy220\_tas/lab0\_intro

lab0\_intro /tools/Xilinx/Vivado/2018.3/bin/lab0\_intro

test\_SystemVerilog /home/sototo/Documents/test\_SystemVerilog

# 15 / 26

	Nev	w Project			•
Project Name Enter a name for y	our project and specify a directory wher	e the project data	a files will be stored.		2
<u>P</u> roject name:	test				0
Project <u>l</u> ocation:	/tools/Xilinx/Vivado/2018.3/bin			8	•••
Create project	t subdirectory				
Project will be cre	eated at: /tools/Xilinx/Vivado/2018.3/bin/	/test			
?		< <u>B</u> ack	<u>N</u> ext >	Einish Can	cel

### New Project

## Project Type

Specify the type of project to create.



۲	<u>R</u> TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
	□ <u>D</u> o not specify sources at this time
0	<u>P</u> ost-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.
	Do not specify sources at this time
$\bigcirc$	J/O Planning Project Do not specify design sources. You will be able to view part/package resources.

- Imported Project Create a Vivado project from a Synplify, XST or ISE Project File.
- Example Project
   Create a new Vivado project from a predefined template.

?	< <u>B</u> ack	<u>N</u> ext >	Einish	Cancel

New Project 🔴
Add Sources
Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create 💦 🔼 a new source file on disk and add it to your project. You can also add and create sources later.
$ +_{\lambda}  =  + + $
Use Add Files, Add Directories or Create File buttons below
<u>A</u> dd Files <u>Ad</u> d Directories <u>C</u> reate File
Scan and add RTL include files into project
Copy sources into project
Image:       Verilog       Image:       Mixed       Image:         Image:       Image:       Image:       Image:       Image:       Image:         Image:       Image

### **New Project**

### Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For		Location
•	1	counter.v	xil_defaultlib	Synthesis & Simulation		/home/sototo/Documents/hy220_ta
•	2	lab0_tb.v	xil_defaultlib	Synthesis & Simulation	*	/home/sototo/Documents/hy220_ta
•	з	lab0_top.v	xil_defaultlib	Synthesis & Simulation	-	/home/sototo/Documents/hy220_ta
_						>
_		Ado	d Files	A <u>d</u> d Directories	eate	> File
Scan ar	nd add RTL ii			A <u>d</u> d Directories	eate	
Scan ar		nclude files into		A <u>d</u> d Directories	eate	
Copy <u>s</u> o	ources into p	nclude files into		A <u>d</u> d Directories	eate	

	New Project	
Add Constraints (optional) Specify or create constraint files for physic	al and timing constraints.	4
+,   =   *   * Us	e Add Files or Create File buttons below	
Copy constraints files into project	Add Files <u>C</u> reate File	
?	< <u>B</u> ack <u>N</u> ext >	Einish Cancel

# **Constraints file**

- When programming an FPGA through software such as Xilinx's Vivado, you need to inform the software what physical pins on the FPGA that you plan on using.
- Xilinx Design Constraints file (XDC file)

	New Project			•
Default Part Choose a default Xilinx part or board for your project.				4
Parts   <b>Boards</b> Reset All Filters Vendor: em.avnet.c V Name: All Remaining			✓ Board Rev	: Latest 🗸
Search: Q-	7	Vendor	File Version	Part
Display Name ZedBoard Zynq Evaluation and Development Kit Add Daughter Card Connections	Preview	em.avnet.com	1.4	xc7z020clg484
<				>
•	< <u>B</u> ack	<u>N</u> ext ≻	Einish	Cancel

# **Flow Navigator**

• Run Simulation

-Will show the waveform of the design that represents its behavior

 $\rightarrow$  most bugs can be caught here!!!

• Open Elaborated Design

-Generates the schematic of your code

 $\rightarrow$  can be useful when you want to know exactly all and non-trivial connections of the design

# **Flow Navigator**

• Run Synthesis

-Will show the corresponding LUT schematic of the selected device

→Info about timing, utilization and critical paths!!!

• Run Implementation

-Here the same schematic as before will be showed with the design implemented on it for our selected device

# **Flow Navigator**

• Generate Bitstream

-In here the bitstream is generated by the initial design in order to program the selected device

Open Hardware Manager

-Open Target to find the connected device

-Program Device to download the generated bitstream to the connected device!

# **Demo time!!!**

Questions...?