

# HY - 220

## Introduction to Vivado and isim simulator

Xirouchakis Pantelis

# Vivado Installation



- Vivado HL System Edition

- Documentation Navigator (Standalone)

The Web Installer will accept your login credentials and allow you to select the edition, device families and tool components (SDK or DocNav). It will then automatically download only your selection and install it on your local machine.

Note: Use the Web Installers to install Vivado HL WebPACK and cut your download time by up to 2/3 and download size by up to 6GB!

For more information, please watch the [Installation Overview Video](#).

*Please be aware that with the release of version 2016.2, DVDs and any other forms of downloadable physical shipment will no longer be available for ordering and will only be available for download at Xilinx.com.*

 [Vivado HLx 2017.1: WebPACK and Editions - Windows Self Extracting Web Installer \(EXE - 51.5 MB\)](#)  
MD5 SUM Value: df4c2611b3fde2db8c8f184bf7ee5bbbba

 [Vivado HLx 2017.1: WebPACK and Editions - Linux Self Extracting Web Installer \(BIN - 85.23 MB\)](#)  
MD5 SUM Value: 42fd14f5472de77a54ba1f847c00eec2

 [Vivado HLx 2017.1: All OS installer Single-File Download \(TAR/GZIP - 20.21 GB\)](#)  
MD5 SUM Value: ee351905f061e19751999e69b41f4b22

Navigate to the Xilinx Downloads page, and Download Vivado 2017.1 WebPack edition.

We are going to use version 2017.1 , but any other Vivado version will do.

Use the Web Installer, in order to minimize The required download space.

## Select Edition to Install



Select an edition to continue installation. You will be able to customize the content in the next page.

**Vivado HL WebPACK**

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition.

Vivado HL Design Edition

Vivado HL Design Edition includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, implementation, verification and device programming. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add the Software Development Kit to this installation.

Vivado HL System Edition

Vivado HL System Edition is a superset of Vivado HL Design Edition with the addition of System Generator for DSP. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add the Software Development Kit to this installation.

Documentation Navigator (Standalone)

Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite.

- In the window that appears, make sure to select the WebPACK edition,

## Vivado HL WebPACK



Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide additional information.

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition.


- Design Tools
  - Vivado Design Suite
    - Vivado
    - System Generator for DSP
    - Vivado High Level Synthesis
  - Software Development Kit (SDK)
  - DocNav
- Devices
  - Production Devices
    - SoCs
      - Zynq-7000 ([limited support](#))
      - Zynq UltraScale+ MPSoC ([limited support](#))
    - 7 Series ([limited support](#))
      - Artix-7
      - Kintex-7
      - Spartan-7
      - Virtex-7
    - UltraScale ([limited support](#))
      - Kintex UltraScale
      - Virtex UltraScale
    - UltraScale+ ([limited support](#))
      - Kintex UltraScale+
      - Virtex UltraScale+
  - Engineering Sample Devices
- Installation Options
  - Install Cable Drivers
  - Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license)
  - Install WinPCap for Ethernet Hardware Co-simulation
  - Launch configuration manager to associate System Generator for DSP with MATLAB
  - Enable WebTalk for SDK to send usage statistics to Xilinx

Download Size: 3.28 GB

Disk Space Required: 13.55 GB

Reset to Defaults

Creating a new Project



- When you run Vivado, this is the window that appears. Select “create project”



## Quick Start

[Create Project >](#)

[Open Project >](#)

[Open Example Project >](#)

## Tasks

[Manage IP >](#)

[Open Hardware Manager >](#)

[Xilinx Tcl Store >](#)

## Learning Center

[Documentation and Tutorials >](#)

[Quick Take Videos >](#)

[Release Notes Guide >](#)

### New Project

#### Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

Create project subdirectory

Project will be created at: C:/Users/user/vivado\_projects/project\_name



< Back

Next >

Finish

Cancel



## Quick Start

[Create Project >](#)

[Open Project >](#)

[Open Example Project >](#)

## Tasks

[Manage IP >](#)

[Open Hardware Manager >](#)

[Xilinx Tcl Store >](#)

## Learning Center

[Documentation and Tutorials >](#)

[Quick Take Videos >](#)

[Release Notes Guide >](#)

### New Project

#### Project Type

Specify the type of project to create.

- RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
  - Do not specify sources at this time
- Post-synthesis Project**: You will be able to add sources, view device resources, run design analysis, planning and implementation.
  - Do not specify sources at this time
- I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.
- Imported Project**  
Create a Vivado project from a Synplify, XST or ISE Project File.
- Example Project**  
Create a new Vivado project from a predefined template.



< Back

Next >

Finish

Cancel

## Quick Start

[Create Project >](#)[Open Project >](#)[Open Example Project >](#)

## Tasks

[Manage IP >](#)[Open Hardware Manager >](#)[Xilinx Tcl Store >](#)


## Learning Center

[Documentation and Tutorials >](#)[Quick Take Videos >](#)[Release Notes Guide >](#)

**New Project**

**Add Sources**

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.



Use Add Files, Add Directories or Create File buttons below


Scan and add RTL include files into project

Copy sources into project

Add sources from subdirectories

Target language:  Simulator language:

- If you have your code ready, you can add it by selecting “add files”.
- You can always add more files later



- Files used for simulation should be set as “simulation only” in the drop down menu. All others as “synthesis & simulation”
- Selecting “Copy sources into project” will copy the source files, into the project subdirectory. Warning: Any changes made to them, when opening the files from Vivado, will happen to the copied sources, and not in the original location.



## Quick Start

[Create Project >](#)

[Open Project >](#)

[Open Example Project >](#)

## Tasks

[Manage IP >](#)

[Open Hardware Manager >](#)

[Xilinx Tcl Store >](#)

## Learning Center

[Documentation and Tutorials >](#)

[Quick Take Videos >](#)

[Release Notes Guide >](#)

### New Project

#### Add Constraints (optional)

Specify or create constraint files for physical and timing constraints.



Use Add Files or Create File buttons below

Add Files

Create File

Copy constraints files into project



< Back

Next >

Finish

Cancel

## Quick Start

[Create Project >](#)

[Open Project >](#)

[Open Example Project >](#)

## Tasks

[Manage IP >](#)

[Open Hardware Manager >](#)

[Xilinx Tcl Store >](#)

## Learning Center

[Documentation and Tutorials >](#)

[Quick Take Videos >](#)

[Release Notes Guide >](#)

New Project
✕

**Default Part**

Choose a default Xilinx part or board for your project. This can be changed later.

Select:  Parts  Boards

▼ Filter/ Preview

Vendor:

Display Name:

Board Rev:

Search:

Display Name	Vendor	Board Rev	Part	I/O Pin Count	File \
 ZedBoard Zynq Evaluation and Development Kit	em.avnet.com	d	 xc7z020clg484-1	484	1.3

No Board Connectors

?
< Back
Next >
Finish
Cancel

Next Page

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
- PROGRAM AND DEBUG
  - Generate Bitstream
  - Open Hardware Manager

Sources

- Design Sources (1)
  - adder\_top (adder\_top.v) (4)
    - FA\_0 : full\_adder (full\_adder.v) (2)
    - FA\_1 : full\_adder (full\_adder.v) (2)
    - FA\_2 : full\_adder (full\_adder.v) (2)
    - FA\_3 : full\_adder (full\_adder.v) (2)
- Constraints
  - constrs\_1
- Simulation Sources (1)
  - sim\_1 (1)
    - tb (adder\_tb.v) (1)
      - UUT : adder\_top (adder\_top.v) (4)
        - FA\_0 : full\_adder (full\_adder.v) (2)
        - FA\_1 : full\_adder (full\_adder.v) (2)
        - FA\_2 : full\_adder (full\_adder.v) (2)
        - FA\_3 : full\_adder (full\_adder.v) (2)

Hierarchy Libraries Compile Order

Source File Properties

adder\_tb.v

General Properties

Project Summary

Settings Edit

Project name: project\_name  
Project location: C:/Users/Settra/Vivado\_projects/project\_name  
Product family: Zynq-7000  
Project part: ZedBoard Zynq Evaluation and Development Kit (xc7z020clg484-1)  
Top module name: adder\_top  
Target language: Verilog  
Simulator language: Mixed

Board Part

Display name: ZedBoard Zynq Evaluation and Development Kit  
Board part name: em.avnet.com:zed:part0:1.3  
Connectors:  
Repository path: C:/Xilinx/Vivado/2017.2/data/boards/board\_files  
URL: <http://www.zedboard.org>  
Board overview: ZedBoard Zynq Evaluation and Development Kit



Synthesis Implementation

Status:	Not started	Status:	Not started
Messages:	No errors or warnings	Messages:	No errors or warnings
Part:	xc7z020clg484-1	Part:	xc7z020clg484-1

Tcl Console Messages Log Reports Design Runs

Type a Tcl command here

- **Flow Navigator.** From here you can :
  - Add a new IP
  - Elaborate the design
  - Synthesize and Implement the design
  - Open Hardware manager, to download the bitstream in the FPGA.
- **Elaborate design.** Gives the main idea, of the schematic, that the tool (Vivado) understands by your code.
  - Helps supervise non-trivial connections (i.e generated by a generate block)
  - Especially usefull when trying to solve “multi-driven” error issues
- **Synthesize design.** Generates the LUT-level schematic of the design. From here you can check timing , utilization, and critical paths.
- **Implement design.** Implements the synthesized design, to the FPGA device that we are using.

The screenshot shows the Xilinx IDE interface. On the left is the 'Flow Navigator' with a tree view of project stages: PROJECT MANAGER, IP INTEGRATOR, SIMULATION, RTL ANALYSIS, SYNTHESIS, IMPLEMENTATION, and PROGRAM AND DEBUG. The main area is the 'PROJECT MANAGER - project\_name' window, which contains a 'Sources' tree view. The tree is organized as follows:

- Design Sources (1)
  - adder\_top (adder\_top.v) (4)
    - FA\_0 : full\_adder (full\_adder.v) (2)
    - FA\_1 : full\_adder (full\_adder.v) (2)
    - FA\_2 : full\_adder (full\_adder.v) (2)
    - FA\_3 : full\_adder (full\_adder.v) (2)
- Constraints
  - constrs\_1
- Simulation Sources (1)
  - sim\_1 (1)
    - tb (adder\_tb.v) (1) (highlighted)
    - UUT : adder\_top (adder\_top.v) (4)
      - FA\_0 : full\_adder (full\_adder.v) (2)
      - FA\_1 : full\_adder (full\_adder.v) (2)
      - FA\_2 : full\_adder (full\_adder.v) (2)
      - FA\_3 : full\_adder (full\_adder.v) (2)

Below the Sources tree are three tabs: 'Hierarchy' (selected), 'Libraries', and 'Compile Order'. Below these is the 'Source File Properties' window for 'adder\_tb.v', with the 'General' tab selected. At the bottom is the 'Tcl Console' window with tabs for 'Messages', 'Log', 'Reports', and 'Design Runs'. The console contains a search bar and a text input field with the placeholder 'Type a Tcl command here'.


From the sources window, we are going to use only the “Hierarchy” tab. It consists of:

- Design sources: the actual code of our module.
- Simulation sources: Code only used for the simulation of our module i.e testbench.
- Constraints: .xdc files used for synthesis/implementation. These files contain information on how the I/O of our module, connects to actual I/O of the FPGA. It also has information about the clock, used by the tool to synthesize the design accordingly.




Simulation

- Click “Run Simulation” -> “Run behavioral Simulation”
- Usually, if errors occur, you will get messages like that:



If that’s the case, more details about the errors can be found in the “Tcl console” tab



Ready

Layout View Run Help Quick Access

Default Layout

SIMULATION - Behavioral Simulation - Functional - sim\_1 - tb

Scope Sources

Name	Design Unit	Block Type
tb	tb	Verilog M...
UUT	adder_top	Verilog M...
gbl	gbl	Verilog M...

Objects

Name	Value	Data T...
clk	0	Logic
count[3:0]	2	Array
adder_out[...]	3	Array
overflow	0	Logic

adder\_top.v x Untitled 1\* x adder\_tb.v x

Name	Value
clk	0
count[3:0]	11
adder_out[3:0]	12
overflow	0

0 ns 50 ns 100 ns 150 ns 200 ns 250 ns 300 ns

clk

count[3:0]


adder\_out[3:0]

overflow

Sim controls

If all went well, you should get a screen like that

- **Sim controls:** reset simulation, or move forward in time. Or relaunch simulation, if source files have changed.
- **Scope:** All the instantiated modules found in your Verilog code.
- **Objects:** all the “variables” , of the module selected in the “scope” window. Wires, registers, IO. From here you can drag and drop them in the simulation window in order to monitor them.



By right clicking on a signal you can:

- **Force a constant value:** Force the signal to act as having a specific value, usually to see how other signals will react. Be sure to do it AFTER the simulation has been reset.
- **Radix:** Choose if the values are represented in hex/dec etc.
- **Signal Color:** change the waveform color of the signal. Useful for grouping signals. Just avoid orange, blue and red since simulator already uses those.
- **New divider:** add a divider line between signals, for easier grouping.
- **New virtual Bus:** usually useful for splitting larger busses, into smaller ones, with meaningful values

Summary:

00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.359  
0 Errors encountered.