Parallelization and Characterization of Pattern Matching using GPUs

<u>Giorgos Vasiliadis, FORTH-ICS, Greece</u> Michalis Polychronakis, *Columbia University, USA* Sotiris Ioannidis, FORTH-ICS, Greece

IISWC'2011, 8 November 2011

Problem Statement

- *Pattern matching* is a core operation in *deep packet inspection* applications
 - Network intrusion detection/prevention systems
 - Traffic classification
 - Spam filtering
 - Content routing

Given a set of patterns, how to quickly scan network packets to determine which are matched?

Challenges

- Traffic rates are increasing
 - 10 Gbit/s Ethernet speeds are common in metro networks
 - Up to 40 Gbit/s at the core



- Increasing number of patterns
 - L7-filter: ~1K rules
 - Snort IDS: ~10K rules



Hardware or Software?

- Prior regular expression matching algorithms are either hardware-based or software-based
- Hardware-based algorithms:
 - FPGA/TCAM/ASIC based
 - Usually tied to a specific implementation
 - Throughput: High
- Software-based algorithms
 - Processing by general-purpose processors
 - Throughput: Low

Our Approach

- We propose an implementation of string searching and regular expression matching on the GPU
 - Flexible and programmable
 - Powerful and ubiquitous
 - Constant innovation
 - Thanks to video-game industry ⁽²⁾
 - Data-parallel model



Outline

- Background
- Implementation
- Performance
- Conclusions

Pattern Matching

Exact-match string

- Fixed size patterns
 - "GET / HTTP/1.1"
 - "GNUTELLA"
 - "BitTorrent"
 - etc.

Regular expressions


- Character sets
 - [Ci-CjCk]
- Repetitions
 - , c+, c*,
- Wildcards
 - .*, [^Ci-Cj]*
- Counters
 - c{m, n}, [^ci-cj]{m, n},

Not expressive enough

Provide flexibility and expressiveness


Pattern Matching

Both string searching and regular expression matching can be matched efficiently by combining the patterns into **Deterministic Finite Automata** (DFA)



(Edges pointing back to State 0 are not shown)

Example: P={he, she, his, hers}




- Move over the input data stream one byte at a time
- Switch the *current state* according to the state table
- When a *final-state* is reached, a match has been found

Outline


- Background
- Implementation
- Performance
- Conclusions

Data-Parallelism in Packet Processing

- The key insight
 - Data level parallelism = packet level parallelism



Pattern matching on the GPU



• Uniformly one thread for each network packet

Optimizing Packet Processing for GPU


1) Memory access latency


2) Memory bandwidth

3) Memory hierarchies


1) Memory access latency

Improve memory utilization by running many threads






Only 1/32th of the total bandwidth is utilized
Device memory transaction is 32 bytes (minimum)



• Packet reading is boosted 4x with 4-byte fetches

2) Memory bandwidth



Packet reading is boosted 4x with 4-byte fetches

3) Exploring memory hierarchies

What?

Network packets

State tables

Where?

Global Memory

Texture Memory


Constant Memory

Shared Memory


1-Dimension (linear)

2-Dimensions

3) Exploring memory hierarchies



3) Exploring memory hierarchies




- Rule of thumb
 - *Texture memory* for packets
 - Global memory for state table

Both L1- and texture caches are utilized

Putting it all together

• Pattern matching on GPU is really fast



• Unfortunately, packets have to be transferred to the GPU, over the PCIe bus

Transferring overheads

- PCIe has evolved over the last versions
 64 Gbit/s for a PCIe x16 graphics card
- Unfortunately, PCIe suffers from small data transfers


Buffer Size	1KB	4KB	64KB	256KB	1MB	16MB
Host to Device	2.04	7.1	34.4	42.1	44.6	45.7

Gbit/s


Store many packets to a single buffer (CPU-side), and transfer it to the GPU at once

How to store network packets?

Fixed-buckets buffer




• Performance




How to store network packets?

Indexed buffer




• Performance




Outline

- Background
- Implementation
- Performance
- Conclusions

Overall Performance



Scalability to number of patterns




Throughput (Gbit/s)

Constant throughput

Independently of the number of patterns

What to expect?



- GPU throughput increased 6 times, in less than two years
 - From 28.1 Gbit/s to over 180 Gbit/s

Conclusions

• An *efficient* pattern matching implementation on the GPU

- Several *device-level* optimizations
 - Explore different memory hierarchies
 - Alleviate memory congestions

• Improve *transferring* of small packets

Thank you!

gvasil@ics.forth.gr