2. Link and Memory Architectures and Technologies

2.1 Links, Thruput/Buffering, Multi-Access Ovrhds
2.2 Memories: On-chip / Off-chip SRAM, DRAM
2.A Appendix: Elastic Buffers for Cross-Clock Commun.

Manolis Katevenis

CS-534 - Univ. of Crete and FORTH, Greece

http://archvlsi.ics.forth.gr/~kateveni/534





























